參數(shù)資料
型號(hào): Pentium III cpu with mobile
廠商: Intel Corp.
英文描述: Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器)
中文描述: 奔騰III處理器的移動(dòng)模塊連接器2(絲裂霉素2)(帶移動(dòng)模塊連接器2奔三處理器)
文件頁(yè)數(shù): 15/64頁(yè)
文件大?。?/td> 773K
代理商: PENTIUM III CPU WITH MOBILE
Pentium
III Processor Mobile Module MMC-2
245304-003
Datasheet
9
3.1.4
PCI Signals
Table 4
provides descriptions of the PCI signals.
Table 4. PCI Signal Descriptions
Name
Type
Voltage
Description
AD[31:0]
I/O
PCI
V_3
Address/Data:
The standard PCI address and data lines. The
address is driven with FRAME# assertion, and data is driven or
received in the following clocks.
C/BE[3:0]
I/O
PCI
V_3
Command/Byte Enable:
The command is driven with FRAME#
assertion, and byte enables corresponding to supplied or requested
data are driven on the following clocks.
FRAME#
I/O
PCI
V_3
Frame:
Assertion indicates the address phase of a PCI transfer.
Negation indicates that the cycle initiator desires one more data
transfer.
DEVSEL#
I/O
PCI
V_3
Device Select:
The 82443BX Host Bridge drives this signal when a
PCI initiator is attempting to access DRAM.
DEVSEL# is asserted at
medium decode time.
IRDY#
I/O
PCI
V_3
Initiator Ready:
Asserted when the initiator is ready for data transfer.
TRDY#
I/O
PCI
V_3
Target Ready:
Asserted when the target is ready for a data transfer.
STOP#
I/O
PCI
V_3
Stop:
Asserted by the target to request the master to stop the current
transaction.
PLOCK#
I/O
PCI
V_3
Lock:
Indicates an exclusive bus operation and may require multiple
transactions to complete. When LOCK# is asserted, non-exclusive
transactions may proceed. The 82443BX supports lock for CPU
initiated cycles only. PCI initiated locked cycles are not supported.
REQ[4:0]#
I
PCI
V_3
PCI Request:
PCI master requests for PCI.
GNT[4:0]#
O
PCI
V_3
PCI Grant:
Permission is given to the master to use PCI.
PHOLD#
I
PCI
V_3
PCI Hold:
This signal comes from the expansion bridge. It is the
bridge request for PCI.
The 82443BX Host Bridge will drain the DRAM
write buffers, drain the processor-to-PCI posting buffers, and acquire
the host bus before granting the request via PHLDA#. These
processes ensure that GAT timing is met for ISA masters.
The
PHOLD# protocol has been modified to include support for passive
release.
PHLDA#
O
PCI
V_3
PCI Hold Acknowledge:
The 82443BX Host Bridge drives this signal
to grant PCI to the expansion bridge.
The PHLDA# protocol has been
modified to include support for passive release.
PAR
I/O
PCI
V_3
Parity:
A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
相關(guān)PDF資料
PDF描述
pentium III CPU Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動(dòng)處理器)
pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
pentium processor with MMX 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint