![](http://datasheet.mmic.net.cn/180000/NT5TU64M16DG-3C_datasheet_11338978/NT5TU64M16DG-3C_9.png)
NT5TU256M4GE / NT5TU128M8GE / NT5TU64M16GG
1Gb DDR2 SDRAM
9
REV 1.0
06 / 2010
Block Diagram (256Mb x 4)
Column
Decoder
Column
Decoder
Column
Decoder
Column
Decoder
Column
Decoder
Column
Decoder
Column
Decoder
Column
Decoder
I/O Gating
DM Mask Logic
Bank 7
Row-Address
Latch &
Decoder
Bank 6
Row-Address
Latch &
Decoder
Bank 5
Row-Address
Latch &
Decoder
Bank 4
Row-Address
Latch &
Decoder
Bank 3
Row-Address
Latch &
Decoder
Bank 2
Row-Address
Latch &
Decoder
Bank 1
Row-Address
Latch &
Decoder
Command
Decode
Mode
Registers
Control Logic
CKE
CK
CS
WE
CAS
RAS
A
dd
re
ss
R
eg
ist
er
17
R
ow
-A
dd
re
ss
M
U
X
14
A0 – A13,
BA0 – BA2
11
17
14
R
ef
re
sh
C
ou
nte
r
Column-Address
Counter/Latch
2
Bank Control
Logic
8
Bank 0
Row-Address
Latch &
Decoder
Bank 7
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 6
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 5
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 4
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 3
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 2
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 1
Memory Array
(16384 x512 x16)
Sense Amplifier
Bank 0
Memory Array
(16384 x512 x16)
Sense Amplifier
16384
8192
512 (x16)
8
9
2
16
R
ea
d
L
atc
h
Write
FIFO
&
Drivers
4
MUX
COL0,1
D
riv
er
s
DQS
Generator
4
2
Data
DQS,
DQS
1
4
1
4
Mask
16
Data
COL0,1
CK,
CK
1
4
R
ec
eiv
er
s
O
D
T
C
on
tro
l
DM
DQS,
DQS
ODT
DLL
CK, CK
14
3
COL0,1
Notes:
1. This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does
not represent an actual circuit implementation.
2. DM is an unidirectional signal (input only), but it is internally loaded to match the load of the bidirectional DQ
and DQS signals.
Input
Register
DQ0-DQ3
2