- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224604 > NT5TU64M16DG-3C (NANYA TECHNOLOGY CORP) 64M X 16 DDR DRAM, 0.45 ns, PBGA84 PDF資料下載
參數(shù)資料
| 型號： | NT5TU64M16DG-3C |
| 廠商： | NANYA TECHNOLOGY CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 16 DDR DRAM, 0.45 ns, PBGA84 |
| 封裝： | GREEN, BGA-84 |
| 文件頁數(shù)： | 10/85頁 |
| 文件大小： | 2622K |
| 代理商： | NT5TU64M16DG-3C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
NT5TU256M4GE / NT5TU128M8GE / NT5TU64M16GG
1Gb DDR2 SDRAM
18
REV 1.0
06 / 2010
EMRS(2) Extended Mode Register Set Programming
Address Field
Extended Mode
Register
1
PASR***
BA1 BA0
A11 A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0*
A2
A1
A0
Partial Array Self Refresh
0
Full array
0
1
Half Array (BA[2:0]=000, 001, 010, &011)
0
1
0
Quarter Array (BA[2:0]=000&001)
0
1
1/8
th array (BA[2:0] = 000)
1
0
3 / 4 array (BA[2:0]=010,011,100,101,110, &111)
1
0
1
Half array (BA[2:0]=100, 101, 110, & 111)
1
0
Quarter array (BA[2:0]=110&111)
1
1/8
th array (BA[2:0]=111)
0
SRF
A7
0
Disable
1
Enable** (85C Tcase 95C)
High Temperature Self-Refresh Rate Enable
A12
0*
BA2
0*
BA0
MRS mode
0
MRS
1
EMRS(1)
BA1
0
1
0
EMRS(2)
EMRS(3):
Reserved
* The rest bits in EMRS(2) is reserved for future use and all bits in EMRS (2) except A0-A2,A7,BA0, and
BA1 must be programmed to 0 when setting EMRS (2) during initialization.
** DDR2 SDRAM Module user can look at module SPD field Byte 49 bit [0].
*** Optional. If PASR(Partial Array Self Refresh ) is enabled, data located in areas of the array beyond the
spec. location will be lost if self refresh is entered .
Extended Mode Register Set EMRS (2)
The Extended Mode Registers (2) controls refresh related features. The default value of the extended mode register(2) is
not defined, therefore the extended mode register(2) is written by asserting low on CS, RAS, CAS, WE, BA0, high on BA1,
while controlling the states of address pin A0-A13. The DDR2 SDRAM should be in all bank precharge with CKE already
high prior to writing into the extended mode register (2). The mode register set command cycle time (tMRD) must be
satisfied to complete the write operation to the extended mode register (2). Mode register contents can be changed using
the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state.
EMRS(3) Extended Mode Register Set Programming
All bits in EMRS(3) expect BA0 and BA1 are reserved for future use and must be programmed to 0 when setting the mode
register during initialization.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NTA2425E | |
| NTA2425F | |
| NTA2410-10 | |
| NTD2410F | |
| NTA2425-10 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT5TU64M16GG-AC | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5TU64M16GG-ACI | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5TU64M16HG-AC | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5TU64M16HG-BE | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT6 | 功能描述:烙鐵 Weller Chisel Tip For WMP Solder Penc RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。