- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224604 > NT5TU64M16DG-3C (NANYA TECHNOLOGY CORP) 64M X 16 DDR DRAM, 0.45 ns, PBGA84 PDF資料下載
參數(shù)資料
| 型號(hào)： | NT5TU64M16DG-3C |
| 廠商： | NANYA TECHNOLOGY CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 16 DDR DRAM, 0.45 ns, PBGA84 |
| 封裝： | GREEN, BGA-84 |
| 文件頁數(shù)： | 73/85頁 |
| 文件大?。?/td> | 2622K |
| 代理商： | NT5TU64M16DG-3C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
NT5TU256M4GE / NT5TU128M8GE / NT5TU64M16GG
1Gb DDR2 SDRAM
75
REV 1.0
06 / 2010
Slew rate Measurements
Output Slew rate
With the reference load for timing measurements output slew rate for falling and rising edges is measured between VTT -
250 mV and VTT + 250 mV for single ended signals. For differential signals (e.g. DQS /
) output slew rate is measured
between DQS -
= - 500 mV and DQS - = + 500 mV. Output slew rate is guaranteed by design, but is not
necessarily tested on each device.
Input Slew rate - Differential signals
Input slew rate for differential signals (CK /
, DQS / , RDQS / ) for rising edges are measured from CK - =
-250 mV to CK -
= + 500 mV and from CK - CK = +250 mV to CK - CK = - 500mV for falling edges.
Input Slew rate - Single ended signals
Input slew rate for single ended signals (other than tis, tih, tds and tdh) are measured from dc-level to ac-level: VREF -125
mV to VREF + 250 mV for rising edges and from VREF + 125 mV to VREF - 250 mV for falling edges. For slew rate
definition of the input and data setup and hold parameters see section 8.3 of this datasheet.
Input and Data Setup and Hold Time
Timing Definition for Input Setup (tIS) and Hold Time (tIH)
Address and control input setup time (tIS) is referenced from the input signal crossing at the VIH(ac) level for a rising signal
and VIL(ac) for a falling signal applied to the device under test. Address and control input hold time (tIH) is referenced from
the input signal crossing at the VIL(dc) level for a rising signal and VIH(dc) for a falling signal applied to the device under test
VDDQ
VIH(ac) min
VIH(dc) min
VREF
VIL(dc) max
VIL(ac) max
VSS
t
IS
t
IH
t
IS
t
IH
CK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NTA2425E | |
| NTA2425F | |
| NTA2410-10 | |
| NTD2410F | |
| NTA2425-10 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT5TU64M16GG-AC | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5TU64M16GG-ACI | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5TU64M16HG-AC | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5TU64M16HG-BE | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT6 | 功能描述:烙鐵 Weller Chisel Tip For WMP Solder Penc RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。