- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9071 (Mitel Networks Corporation) Quad T1/E1/J1 Transceiver(多端口 T1/E1/J1幀調(diào)節(jié)器（集成四個(gè)獨(dú)立幀調(diào)節(jié)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9071 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad T1/E1/J1 Transceiver(多端口 T1/E1/J1幀調(diào)節(jié)器（集成四個(gè)獨(dú)立幀調(diào)節(jié)器）) |
| 中文描述： | 四T1/E1/J1收發(fā)器（多端口的T1/E1/J1幀調(diào)節(jié)器（集成四個(gè)獨(dú)立幀調(diào)節(jié)器）） |
| 文件頁數(shù)： | 151/217頁 |
| 文件大?。?/td> | 686K |
| 代理商： | MT9071 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁當(dāng)前第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁
Preliminary Information
MT9071
151
9
VEIL
(0)
Bipolar Violation Counter Indication Latch.
When the corresponding counter (T1 Bipolar
Violation Counter - R/W Address Y18) is incremented by one, this status bit is latched to one. It
is cleared when either this register, or the T1 Receive Line and Timer Interrupt Status - R
Address Y35 is read.
PRBS Error Counter Indication Latch.
When the corresponding counter (T1 PRBS CRC
Multiframe and PRBS Error Counter - R/W Address Y15) is incremented by one, this status bit
is latched to one. It is cleared when either this register, or the T1 Receive Line and Timer
Interrupt Status - R Address Y35 is read.
Pulse Density Violation Latch.
When the PDV status bit (T1 Synchronization and Alarm
Status - R Address Y10) toggles from zero to one, this status bit is latched to one. It is cleared
when either this register, or the T1 Receive Line and Timer Interrupt Status - R Address Y35 is
read.
Line Loopback Enable Detect Latch.
When the LLED status bit (T1 Synchronization and
Alarm Status - R Address Y10) toggles from zero to one, this status bit is latched to one. It is
cleared when either this register, or the T1 Receive Line and Timer Interrupt Status - R Address
Y35 is read.
Line Loopback Disable Detect Latch.
When the LLDD status bit (T1 Synchronization and
Alarm Status - R Address Y10) toggles from zero to one, this status bit is latched to one. It is
cleared when either this register, or the T1 Receive Line and Timer Interrupt Status - R Address
Y35 is read.
Bit Oriented Message Latch.
When the RXBOM status bit (T1 Receive Bit Oriented
Message - R Address Y12) toggles from zero to one, this status bit is latched to one. It is
cleared when either this register, or the T1 Receive Line and Timer Interrupt Status - R Address
Y35 is read.
Bit Oriented Message Match Latch.
When the RXBOMM status bit (T1 Receive Bit Oriented
Message - R Address Y12) toggles from zero to one, this status bit is latched to one. It is
cleared when either this register, or the T1 Receive Line and Timer Interrupt Status - R Address
Y35 is read.
Channel Associated Signaling Received Latch.
When any of the 24 receive CAS (i.e.
ABCD) bits in the T1 Receive CAS Data Registers - R Address Y70-Y87 change state, this
status bit is latched to one. This bit is set on a basic frame (FPb) basis. It is cleared when either
this register, or the T1 Receive Line and Timer Interrupt Status - R Address Y35 is read.
One Second Timer Status Latch.
When the ONESEC status bit (T1 Timer Status - R Address
Y11) toggles from zero to one, this status bit is latched to one. It is cleared when either this
register, or the T1 Receive Line and Timer Interrupt Status - R Address Y35 is read.
Two Second Timer Status Latch.
When the TWOSEC status bit (T1 Timer Status - R Address
Y11) toggles from zero to one, this status bit is latched to one. It is cleared when either this
register, or the T1 Receive Line and Timer Interrupt Status - R Address Y35 is read.
Table 134 - T1 Receive Line Status and Timer Latch - R Address Y25
8
PEIL
(0)
7
PDVL
(0)
6
LLEDL
(0)
5
LLDDL
(0)
4
BOML
(0)
3
BOMML
(0)
2
CASRL
(0)
1
ONESECL
(0)
0
TWOSECL
(0)
Bit
Name
Functional Description
15
14
(0)
Not Used
Loss of Sync Counter Overflow Latch.
When the corresponding counter (E1 Loss of Basic
Frame Sync Counter - R/W Address Y16) overflows to 0, this status bit is latched to one. It is
cleared when either this register, or the E1 Counter Interrupt Status - R Address Y35 is read.
Frame Alignment Signal (FAS) Error Counter Overflow Latch.
When the corresponding
counter (E1 FAS Bit Error Counter & FAS Error Counter - R/W Address Y1A) overflows to 0,
this status bit is latched to one. It is cleared when either this register, or the E1 Counter
Interrupt Status - R Address Y35 is read.
Table 135 - E1 Counter Latched Status - R Address Y25
SLOL
13
FEOL
Bit
Name
Functional Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch(大數(shù)字開關(guān)) |
| MT90823 | 3V Large Digital Switch(3V 大數(shù)字開關(guān)) |
| MT90826 | Quad Digital Switch(四數(shù)字開關(guān)) |
| MT90840 | Distributed Hyperchannel Switch(分布式超級(jí)通道開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
| MT90710AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
| MT9072 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。