- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69031 > MCC501RX200TD0B (MOTOROLA INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA838 PDF資料下載
參數(shù)資料
| 型號： | MCC501RX200TD0B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA838 |
| 封裝： | BGA-838 |
| 文件頁數(shù)： | 40/102頁 |
| 文件大?。?/td> | 1929K |
| 代理商： | MCC501RX200TD0B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
January 21, 2002— Preliminary Version
C-Port Confidential
42
CHAPTER 2: SIGNAL DESCRIPTIONS
BMU SDRAM Interface
Signals
The BMU and SDRAM interface signals are described in Table 21.
The BMU is designed to support SDRAM devices with 12 address lines. All 139 data lines
and all 12 address lines must be connected to the SDRAM in order for the BMU to be able
to read and write external SDRAM properly.
Table 21 BMU SDRAM Interface Signals
Signal Name
Pin #
Total
Type
I/O
Signal Description
MD0 - MD129
R29, Q28, P28, S28, R28, P29, R27,
Q26, P26, S26, R26, P27, R25, Q24,
P24, S24, R24, P25, S22, R23, R22,
N29, M28, L28, J29, O28, N28, L29,
K28, N27, M26, L26, J28, O26, N26,
L27, K26, N25, M24, L24, J27, O24,
N24, L25, K24, P22, M22, K22, J23,
Q22, N23, L22, J25, O22, L23, J26,
J22, P23, N22, L21, J24, B29, D29,
F29, A28, C28, E28, G28, B28, D28,
F28, B27, D27, F27, A26, C26, E26,
B26, D26, F26, G26, B25, D25, F25,
A24, C24, E24, B24, D24, F24, B23,
D23, F23, G24, A22, C22, E22, B22,
D22, F22, B21, D21, F21, A20, C20,
E20, G22, B20, D20, F20, B19, D19,
F19, A18, C18, E18, B18, D18, F18,
G20, B17, D17, F17, A16, C16, E16,
B16, D16, F16, B15
130
LVTTL
I/O
Data Lines In
MDECC0 - MDECC8 G16, F15, F14, E14, D15, D14, C14,
B14, A14
9
LVTTL
I/O
Stored as data, ECC bits
MA0 - MA11
H22, I22, H23, H24, I24, H25, H26,
I26, H27, H28, I28, H29
12
LVTTL
O
Address Outputs: A0-A11 are sampled during the
ACTIVE command and READ/WRITE to select one
location out of the memory array in the respective
bank. The address inputs also provide the
op-code during a LOAD MODE REGISTER
command
MBA0 - MBA1
G18, H19
2
LVTTL
O
Bank Address Outputs: BA0 and BA1 define which
bank the ACTIVE, READ, WRITE or PRECHARGE
command is being applied
MCLK
I16
1
nc
Reserved
MCASX
J21
1
LVTTL
O
Command Outputs: MRASX, MCASX, MWEX and
MCSX define the command being entered.
NOTE: MCSX is considered part of the command
code.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCC5E0RX266WB0B | 266 MHz, RISC PROCESSOR, CBGA840 |
| MCF51CN128 | FLASH, 50.33 MHz, RISC MICROCONTROLLER, PQFP80 |
| MCF5206FT33 | 32-BIT, 33.33 MHz, RISC PROCESSOR, PQFP160 |
| MCF5206FT25 | 32-BIT, 25 MHz, RISC PROCESSOR, PQFP160 |
| MCF5206FT16 | 32-BIT, 16.67 MHz, RISC PROCESSOR, PQFP160 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCC50M10 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M10 STUD |
| MCC50M12 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M12 STUD |
| MCC50M14 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 50SQMM M14 STUD |
| MCC50M16 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 50SQMM M16 STUD |
| MCC50M6 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M6 STUD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。