- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69031 > MCC501RX200TD0B (MOTOROLA INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA838 PDF資料下載
參數(shù)資料
| 型號： | MCC501RX200TD0B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA838 |
| 封裝： | BGA-838 |
| 文件頁數(shù)： | 14/102頁 |
| 文件大?。?/td> | 1929K |
| 代理商： | MCC501RX200TD0B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
C-Port Confidential
Preliminary Version — January 21, 2002
Table Lookup Unit
19
supports SDRAM devices that use 12 address lines. Internal address calculation paths limit
the maximum memory size to 128MBytes. Only one physical bank of SDRAM is supported.
Table Lookup Unit
The Table Lookup Unit (TLU) performs table lookups in external SRAM. It can also be used
for statistics accumulation and retrieval and as general data storage. The TLU
simultaneously supports multiple application-defined tables and multiple search
strategies, such as those needed for routing, circuit switching, and QoS lookup tasks.
The C-5 NP uses external 64bit wide ZBT Pipelined Bursting Static RAM (SRAM) modules
(at frequencies to 133MHz) for storage of its tables. These modules allow implementation
of tables with 220 x 64bit entries at a cycle time of up to 7.5 nanoseconds using 4Mbit
SRAM technology. The maximum amount of memory supported by the TLU is 32MBytes
in four banks.
External Mode
There is support for external devices. Refer to the C-5e Archictecture Guide.
Queue Management
Unit
The Queue Management Unit (QMU) autonomously manages a number of
application-defined descriptor queues. It handles inter-CP and inter-C-5 NP descriptor
flows by providing switching and buffering. It also performs descriptor replication for
multicast applications. A number of queues can be assigned to each CPRC for QoS-based
services.
The QMU provides a queuing engine internal to the chip and uses external SRAM to store
the descriptors. Scheduling is done by the CPs. The QMU supports up to 512 queues and
16, 384 descriptor buffers. A descriptor buffer holds an application-defined “descriptor”,
Table 2 TLU SRAM Configurations
SRAM Technology*
* For (n x 32) parts, divide total memory and number of parts by two.
Min Table Size
(One Bank)
No. of
Parts
Maximum Table Size
(Four Banks)
No. of
Parts
1Mbit (32k x 32)
256kBytes
2
1MBytes
8
2Mbit (64k x 32)
512kBytes
2
2MBytes
8
4Mbit (256k x 18)
2MBytes
4
8MBytes
16
8Mbit (512k x 18
4MBytes
4
16MBytes
16
16Mbit (1M x 18)
8MBytes
4
32MBytes
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCC5E0RX266WB0B | 266 MHz, RISC PROCESSOR, CBGA840 |
| MCF51CN128 | FLASH, 50.33 MHz, RISC MICROCONTROLLER, PQFP80 |
| MCF5206FT33 | 32-BIT, 33.33 MHz, RISC PROCESSOR, PQFP160 |
| MCF5206FT25 | 32-BIT, 25 MHz, RISC PROCESSOR, PQFP160 |
| MCF5206FT16 | 32-BIT, 16.67 MHz, RISC PROCESSOR, PQFP160 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCC50M10 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M10 STUD |
| MCC50M12 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M12 STUD |
| MCC50M14 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 50SQMM M14 STUD |
| MCC50M16 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 50SQMM M16 STUD |
| MCC50M6 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 50MMSQ M6 STUD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。