- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67968 > MC68HLC705KJ1CDW (MOTOROLA INC) 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | MC68HLC705KJ1CDW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 91/117頁 |
| 文件大小： | 1644K |
| 代理商： | MC68HLC705KJ1CDW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當(dāng)前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
Resets and Interrupts
Interrupts
MC68HC705KJ1MC68HRC705KJ1MC68HLC705KJ1 — Rev. 4.0
Data Sheet
MOTOROLA
Resets and Interrupts
75
8.2.3 COP Watchdog Reset
A timeout of the COP watchdog generates a COP reset. The COP watchdog is part
of a software error detection system and must be cleared periodically to start a new
timeout period. To clear the COP watchdog and prevent a COP reset, write a
logic 0 to bit 0 (COPC) of the COP register at location $07F0.
8.2.4 Illegal Address Reset
An opcode fetch from an address not in RAM or EPROM generates a reset.
8.3 Interrupts
The following sources can generate interrupts:
SWI instruction
External interrupt pins
–IRQ/VPP pin
–
PA0–PA3 pins
Timer
–
Real-time interrupt flag (RTIF)
–
Timer overflow flag (TOF)
An interrupt temporarily stops the program sequence to process a particular event.
An interrupt does not stop the operation of the instruction being executed, but takes
effect when the current instruction completes its execution. Interrupt processing
automatically saves the CPU registers on the stack and loads the program counter
with a user-defined interrupt vector address.
8.3.1 Software Interrupt
The software interrupt (SWI) instruction causes a non-maskable interrupt.
8.3.2 External Interrupt
An interrupt signal on the IRQ/VPP pin latches an external interrupt request. When
the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is
set, the CPU then tests the I bit in the condition code register. If the I bit is clear,
the CPU then begins the interrupt sequence.
The CPU clears the IRQ latch during interrupt processing, so that another interrupt
signal on the IRQ/VPP pin can latch another interrupt request during the interrupt
service routine. As soon as the I bit is cleared during the return from interrupt, the
interrupt logic.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705KJ1CP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16 |
| MC68HLC705KJ1CP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16 |
| MC7455ARX867LG | 32-BIT, 867 MHz, RISC PROCESSOR, CBGA483 |
| MC7445ARX733LG | 32-BIT, 733 MHz, RISC PROCESSOR, CBGA360 |
| MC7445ARX1000LG | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HLC908JK3CP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HLC908QT1CFQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HLC908QT4CDW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HLC908QT4CFQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HLC908QY1CDW | 制造商:Rochester Electronics LLC 功能描述:LOW V-1.5K FLASH W/O ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。