參數(shù)資料
型號(hào): MC68HLC705KJ1CDW
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO16
封裝: SOIC-16
文件頁(yè)數(shù): 67/117頁(yè)
文件大?。?/td> 1644K
代理商: MC68HLC705KJ1CDW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
MC68HC705KJ1MC68HRC705KJ1MC68HLC705KJ1 — Rev. 4.0
Data Sheet
MOTOROLA
External Interrupt Module (IRQ)
53
Data Sheet — MC68HC705KJ1
Section 5. External Interrupt Module (IRQ)
The external interrupt (IRQ) module provides asynchronous external interrupts to
the CPU. The following sources can generate external interrupts:
IRQ/VPP pin
PA0–PA3 pins
5.2 Features
The external interrupt module (IRQ) includes these features:
Dedicated external interrupt pin (IRQ/VPP)
Selectable interrupt on four input/output (I/O) pins (PA0–PA3)
Programmable edge-only or edge- and level-interrupt sensitivity
5.3 Operation
The interrupt request/programming voltage pin (IRQ/VPP) and port A pins 0–3
(PA0–PA3) provide external interrupts. The PIRQ bit in the mask option register
(MOR) enables PA0–PA3 as IRQ interrupt sources, which are combined into a
single OR’ing function to be latched by the IRQ latch. Figure 5-1 shows the
structure of the IRQ module.
After completing its current instruction, the CPU tests the IRQ latch. If the IRQ latch
is set, the CPU then tests the I bit in the condition code register and the IRQE bit
in the IRQ status and control register. If the I bit is clear and the IRQE bit is set, the
CPU then begins the interrupt sequence. This interrupt is serviced by the interrupt
service routine located at $07FA and $07FB.
The CPU clears the IRQ latch while it fetches the interrupt vector, so that another
external interrupt request can be latched during the interrupt service routine. As
soon as the I bit is cleared during the return from interrupt, the CPU can recognize
the new interrupt request. Figure 5-3 shows the sequence of events caused by an
interrupt.
相關(guān)PDF資料
PDF描述
MC68HC705KJ1CP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16
MC68HLC705KJ1CP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16
MC7455ARX867LG 32-BIT, 867 MHz, RISC PROCESSOR, CBGA483
MC7445ARX733LG 32-BIT, 733 MHz, RISC PROCESSOR, CBGA360
MC7445ARX1000LG 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA360
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HLC908JK3CP 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HLC908QT1CFQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HLC908QT4CDW 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HLC908QT4CFQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HLC908QY1CDW 制造商:Rochester Electronics LLC 功能描述:LOW V-1.5K FLASH W/O ADC - Bulk