參數(shù)資料
型號: MC68HC08LT8CFGE
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP44
封裝: 10 X 10 MM, 1.40 MM THICKNESS, 0.80 MM PITCH, ROHS COMPLIANT, MS-026BCB, LQFP-44
文件頁數(shù): 43/156頁
文件大小: 1107K
代理商: MC68HC08LT8CFGE
MC68HC08LT8 Data Sheet, Rev. 1
Freescale Semiconductor
137
Chapter 15
Development Support
15.1 Introduction
This section describes the break module, the monitor module (MON), and the monitor mode entry
methods.
15.2 Break Module (BRK)
The break module can generate a break interrupt that stops normal program flow at a defined address to
enter a background program.
Features include:
Accessible input/output (I/O) registers during the break Interrupt
Central processor unit (CPU) generated break interrupts
Software-generated break interrupts
Computer operating properly (COP) disabling during break interrupts
15.2.1 Functional Description
When the internal address bus matches the value written in the break address registers, the break module
issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction
register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The
program counter vectors to $FFFC and $FFFD ($FEFC and $FEFD in monitor mode).
The following events can cause a break interrupt to occur:
A CPU-generated address (the address in the program counter) matches the contents of the break
address registers.
Software writes a logic one to the BRKA bit in the break status and control register.
When a CPU generated address matches the contents of the break address registers, the break interrupt
begins after the CPU completes its current instruction. A return from interrupt instruction (RTI) in the break
routine ends the break interrupt and returns the MCU to normal operation.
Figure 15-1 shows the structure of the break module.
When the internal address bus matches the value written in the break address registers or when software
writes a 1 to the BRKA bit in the break status and control register, the CPU starts a break interrupt by:
Loading the instruction register with the SWI instruction
Loading the program counter with $FFFC and $FFFD ($FEFC and $FEFD in monitor mode)
相關PDF資料
PDF描述
MC68HC11G5CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
MC68HC11G5CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
MC68HC11L6VFU23 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQFP64
MC68HC11L6CFU22 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC11L6VFU22 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
相關代理商/技術參數(shù)
參數(shù)描述
MC68HC08MR4 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:In-Circuit Simulator
MC68HC08P4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC08QT1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers
MC68HC08QT2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers
MC68HC08QT4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers