- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98007 > M44C510-P40 (ATMEL CORP) 4-BIT, MROM, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | M44C510-P40 |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, MICROCONTROLLER, PDIP40 |
| 封裝： | DIP-40 |
| 文件頁(yè)數(shù)： | 38/57頁(yè) |
| 文件大小： | 1105K |
| 代理商： | M44C510-P40 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)
M44C510
TELEFUNKEN Semiconductors
Rev. A2, 13–Jan–98
43 (57)
Timer 1 Pulse Width Modulation
The Timer 1 generates the PWM signal by comparing the state of the free running up counter with the contents of the
compare register (see figure 39). If the result is less or equal to the compare register value, then the TIM1 output is
high. If the result is greater than the compare register value, then the TIM1 output is set low. Thus, the high phase of
the PWM signal is directly proportional to the compare register contents. A total of 256 possible discrete mark space
ratios can be generated ranging from a continuous low signal over a variable pulse width signal. The PWM signal has
a repetition period of 256 clock periods, an interrupt (if unmasked) being generated on every compare event. Care
should be taken if the SYSCL clock is used as the PWM clock source because it will stop if the CPU goes into SLEEP.
Timer
Clock
T1OUT
(TIM1)
Timer = compare register (=4)
04
255
Timer
State
Compare
Interrupt
t_hi
t_low
t_hi = (comparator value) x clock period
t_low = (256–comparator value) x clock period
1
2
3
255
04
1
3
255
04
1
3
2
96 11548
Figure 39. Timer 1 pulse width modulation
2.6
Buzzer Module
The buzzer is a 4 stage frequency divider which divides the SUBCL and depending on the state of the Buzzer Control
Register (BZCR) can output one of four frequencies. An external piezo or buzzer can be driven by the complementary
buzzer outputs (BUZ and NBUZ) which are directed to Port 4 (BP42 and BP43) under control of the Timer/Counter
I/O Register (TCIOR) as shown in figure 23. When the buzzer is switched off, both of the buzzer outputs take up the
same logical state. This is controlled by the BZOP bit of the BZCR.
SUBCL
CK
BZCR
BZOF
BZFS2
BZOP
R
4 stage divider
SUBCL (32 kHz)
SUBCL / 4 (8 kHz)
SUBCL / 8 (4 kHz)
SUBCL / 16 (2kHz)
BZFS1
R
BUZ
NBUZ
4 :1
MUX
96 11550
Figure 40. Buzzer module
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M44C510D-XXX-DOW | 4-BIT, MROM, MICROCONTROLLER |
| M44C588 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER |
| M44C892 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M48T08Y-15PC1 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
| M48T08Y-10PC1 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M44C890 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44S05K4F1 | 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
| M44T332538880MHZ | 制造商:MEC 功能描述: |
| M44T3338880MHZ | 制造商:MEC 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。