
M44C510
TELEFUNKEN Semiconductors
Rev. A2, 13-Jan-98
40 (57)
2.5.4
Timer 1 Modes
The Timer 1 is aimed at performing event counting and
timing functions (see figure 22). It has, unlike the
Timer 0, no gated clock or externally triggered capture
modes. The counter counts up with an internal or external
clock, depending on the state of the Timer 1 Control Reg-
ister (T1CR) and the Timer/Counter Clock Control
Register (TCCR) and generates a compare interrupt
whenever the counter matches the Timer 1 compare regis-
ter. This is the only Timer 1 interrupt source. Masking can
be performed using the mask bit in the Timer 1 Control
Register (T1CR) and priority can be defined in the Timer/
Counter Interrupt Priority Register (TCIP). The TIM1 pin
is used by the Timer 1 either as clock/event input or timer
output. I/O control of the Timer 1 pin TIM1 is controlled
entirely by the hardware, therefore if the TIM1 is selected
as an external clock or event source (in the TCCR), there
can be no Timer 1 signal output. In this case, the timer
would be used solely to generate interrupts.
Timer 1 Mode Register (T1MO)
Subport address (indirect write address): ’2’hex
Bit 3
Bit 2
Bit 1
Bit 0
T1MO
T1MO3
T1MO2
T1MO1
T1MO0
Reset value: 1111b
T1MO3 ... 0 – Timer 1 Mode Control
Table 19.Timer 1 Mode Register (T1MO)
Code
3 2 1 0
Function
Compare
Interrupt
1 x 0 0
Counter free running (50% duty cycle)
yes
1 x 0 1
Counter auto reload (50% duty cycle)
yes
1 x 1 0
Pulse width modulation
yes
1 x 1 1
Counter auto-reload (strobe output)
yes
x 0 x x
Increment on falling edge of clock
–
x 1 x x
Increment on rising edge of clock
–
0 x x x
reserved
–
Timer 1 Control Register (T1CR)
The T1CR is responsible for the predivision of the selected Timer 1 input clock (see TCCR). It can be divided or used
directly as clock for the up counter. Bit 0 is the mask bit for the Timer 1 interrupt.
Subport address (indirect write access): ’3’hex
Bit 3
Bit 2
Bit 1
Bit 0
T1CR
T1FS3
T1FS2
T1FS1
T1IM
Reset value: 1111b
T1FS3 ... 1
– Timer 1 Prescaler Division Factor Code
T1IM
– Timer 1 Interrupt Mask