deveopmen
Interrupts
Rev.B2 for proof reading
Mitsubishi Microcomputers
M32C/83 group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
102
Function
Interrupt request register
Bit name
Bit
symbol
Address
See below
When reset
0000 000X
2
Symbol
IIOiIR
R W
(Note)
(Note)
(Note)
(Note)
(Note)
(Note)
(Note)
0 : Interrupt request not present
1 : Interrupt request present
IRF1
IRF2
IRF3
Interrupt request flag 1
Interrupt request flag 2
Interrupt request flag 3
0 : Interrupt request not present
1 : Interrupt request present
0 : Interrupt request not present
1 : Interrupt request presence
IRF4
Interrupt request flag 4
0 : Interrupt request not present
1 : Interrupt request present
IRF5
Interrupt request flag 5
0 : Interrupt request not present
1 : Interrupt request present
IRF6
IRF7
Interrupt request flag 6
Interrupt request flag 7
0 : Interrupt request not present
1 : Interrupt request present
0 : Interrupt request not present
1 : Interrupt request present
Note: "0" can be written.
Nothing is assigned.
When write, set "0". When read, the content is indeterminate.
Symbol
IIO0IR
IIO1IR
IIO2IR
IIO3IR
IIO4IR
IIO5IR
IIO6IR
IIO7IR
IIO8IR
IIO9IR
IIO10IR
IIO11IR
Address
00A0
16
00A1
16
00A2
16
00A3
16
00A4
16
00A5
16
00A6
16
00A7
16
00A8
16
00A9
16
00AA
16
00AB
16
bit7
(IRF7)
bit6
(IRF6)
bit5
(IRF5)
bit4
(IRF4)
bit3
(IRF3)
bit2
(IRF2)
bit1
(IRF1)
-
-
-
-
BEAN0
-
-
IE0
IE1
CAN0
CAN1
CAN2
-
-
-
-
BEAN1
-
-
-
IE2
-
-
-
SIO0r
SIO0t
SIO1r
SIO1t
-
-
-
-
-
-
-
-
G0RI
G0TO
G1RI
G1TO
BT1
SIO2r
SIO2t
BT0
BT2
-
-
BT3
-
-
-
PO27
PO32
PO33
PO34
PO35
PO36
PO31
PO30
PO37
PO13
PO14
TM12/PO12
PO10
TM17/PO17
PO21
PO20
PO22
PO23
PO24
PO25
PO26
TM02
TM00/PO00
-
TM03
TM04/PO04
TM05/PO05
TM06
TM07
TM11/PO11
PO15
TM16/PO16
TM01/PO01
Interrupt request register table
BTi
TMij
POij
SIOir/SIOit
GiTO/GiRI
BEANi
IE
CANi
-
: Interrupt request from base timer of intelligent I/O group i
: Interrupt request from time measurement function ch j of intelligent I/O group i
: Interrupt request from waveform generator function ch j of intelligent I/O group i
: Interrupt request from communication function of intelligent I/O group i (r:reception, t:transmission)
: Interrupt request from HDLC data processing function of intelligent I/O group i
(RI:reception input, TO:transmission output)
: Interrupt request from special communication function of intelligent I/O group i (i=0,1)
: Interrupt request from IEBus communication function of intelligent I/O group 2
: Interrupt request from AN communication function (i=0 to 2)
: Nothing is assigned in this bit.
-
-
-
-
-
-
-
-
-
-
-
-
bit0
-
b7
b6
b5
b4
b3
b2
b1
b0
Figure 1.9.14. Interrupt request registers
Bit 1 to bit 7: Interrupt request flag (IRF1 to IRF7)
To retain respective interrupt requests and judge interrupt kind occurred in the interrupt process rou-
tine.