- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358941 > LRS1338A (Sharp Corporation) Stacked Chip 8M Flash Memory and 2M SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | LRS1338A |
| 廠商： | Sharp Corporation |
| 英文描述： | Stacked Chip 8M Flash Memory and 2M SRAM |
| 中文描述： | 堆疊芯片800萬快閃記憶體以及2M SRAM |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 218K |
| 代理商： | LRS1338A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LRS1338A
Stacked Chip (8M Flash & 2M SRAM)
14
Data Sheet
WORD WRITE COMMAND
Word write is executed by a two-cycle command
sequence. Word write setup (standard 40H or alternate
10H) is written, followed by a second write that speci-
fies the address and data (latched on the rising edge of
WE). The WSM then takes over, controlling the word
write and write verify algorithms internally. After the
word write sequence is written, the device automati-
cally outputs status register data when read (see Fig-
ure 7). The CPU can detect the completion of the word
write event by analyzing the status register bit SR.7.
When word write is complete, status register bit
SR.4 should be checked. If word write error is detected,
the status register should be cleared. The internal
WSM verify only detects errors for
‘
1
’
s that do not suc-
cessfully write to
‘
0
’
s. The CUI remains in read status
register mode until it receives another command.
Reliable word writes can only occur when V
CC
= V
CC1
and V
PP
and V
PPH
. In the absence of this high voltage,
memory contents are protected against word writes. If
word write is attempted while V
PP
≤
V
PPLK
, status regis-
ter bits SR.3 and SR.4 will be set to
‘
1
’
.
Successful word write for boot blocks requires that if
set, that WP = V
IH
or RP = V
HH
. If word write is
attempted to boot block when the corresponding WP =
V
IL
or RP = V
IH
, SR.1 and SR.4 will be set to
‘
1
’
. Word
write operations with V
IH
< RP < V
HH
produce spurious
results and should not be attempted.
BLOCK ERASE SUSPEND COMMAND
The Block Erase Suspend command allows block-
erase interruption to read or word-write data in another
block of memory. Once the block-erase process starts,
writing the Block Erase Suspend command requests
that the WSM suspend the block erase sequence at a
predetermined point in the algorithm. The device out-
puts status register data when read after the Block
Erase Suspend command is written. Polling status reg-
ister bits SR.7 and SR.6 can determine when the block
erase operation has been suspended (both will be set
to
‘
1
’
). Specification t
WHRH2
defines the block erase
suspend latency.
At this point, a Read Array command can be written
to read data from blocks other than that which is sus-
pended. A Word Write command sequence can also be
issued during erase suspend to program data in other
blocks. using the Word Write Suspend command (see
‘
Word Write Suspend Command
’
section), a word write
operation can also be suspended. During a word write
operation with block erase suspended, status register
bit SR.7 will return to
‘
0
’
. However, SR.6 will remain
‘
1
’
to indicate block erase suspend status.
The only other valid commands while block erase is
suspended are Read Status Register and Block Erase
Resume. After a Block Erase Resume command is
written to the flash memory, the WSM will continue the
block erase process. Status register bits SR.6 and
SR.7 will automatically clear. After the Erase Resume
command is written, the device automatically outputs
status register data when read (see Figure 8). V
PP
must remain at V
PPH
(the same V
PP
level used for
block erase) while block erase is suspended. RP must
also remain at V
IH
or V
HH
(the same RP level used for
block erase). WP must also remain at V
IL
or V
IH
(the
same WP level used for block erase). Block erase can-
not resume until word write operations initiated during
block erase suspend have completed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LRS1341 | Stacked Chip 16M Flash Memory and 2M SRAM |
| LRS1805A | Stacked Chip 64M (x16) Flash Memory + 16M (x16) Smartcombo RAM |
| LRS250 | LIGHT EMITTING DIODES |
| LRS250-DO | LIGHT EMITTING DIODES |
| LRZ180-CO | Array LED 2 mm LED, Diffused |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LRS1341 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Stacked Chip 16M Flash Memory and 2M SRAM |
| LRS1342 | 制造商:Sharp Microelectronics Corporation 功能描述:COMBO 1MX16 FLASH + 128KX16 SRAM 2.7V TO 3.6V 72FBGA - Trays |
| LRS1348 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash ROM |
| LRS1360 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash ROM |
| LRS1360C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIXED MEMORY|SRAM+EEPROM|HYBRID|BGA|72PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。