參數(shù)資料
型號: L80227
廠商: LSI CORP
元件分類: 網(wǎng)絡接口
英文描述: 10BASE-T/100BASE-TX Ethernet Physical Layer Device (PHY)(10BASE-T/100BASE-TX 以太網(wǎng)物理層處理器)
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封裝: LQFP-64
文件頁數(shù): 112/158頁
文件大?。?/td> 1084K
代理商: L80227
Draft 6/5/00
6-14
Specifications
Copyright 1999 by LSI Logic Corporation. All rights reserved.
6.3.3 Receive Timing Characteristics
Table 6.8
shows the Receive AC timing parameters. See
Figure 6.4
through
Figure 6.8
for the receive timing diagrams.
Table 6.8
Receive Timing
Limit
Sym
Parameter
Min
Typ
Max
Unit
Conditions
t31
Start Of Packet To
CRS
Assert Delay
200
ns
100 Mbits/s, MII
700
ns
10 Mbits/s
t32
End Of Packet To
CRS
Deassert Delay
130
240
ns
100 Mbits/s, MII
600
ns
10 Mbits/s. relative to start
of SOI pulse
t33
Start Of Packet To
RX_DV Assert
Delay
240
ns
100 Mbits/s
3600
ns
10 Mbits/s
t34
End Of Packet To
RX_DV Deassert
Delay
280
ns
100 Mbits/s
1000
ns
10 Mbits/s. relative to start
of SOI pulse
t37
RX_CLK To
RX_DV,
RXD, RX_ER
Delay
8
8
ns
100 Mbits/s
80
80
ns
10 Mbits/s
t38
RX_CLK High
Time
18
20
22
ns
100 Mbits/s
180
200
600
ns
10 Mbits/s
t39
RX_CLK Low Time
18
20
22
ns
100 Mbits/s
180
200
600
ns
10 Mbits/s
t40
SOI Pulse
Minimum Width
Required for Idle
Detection
125
200
ns
10 Mbits/s measure TPI
±
from last zero cross to
0.3V point.
相關(guān)PDF資料
PDF描述
L8050HPLT1 General Purpose Transistors NPN Silicon
L8050HPLT1G General Purpose Transistors NPN Silicon
L8050HQLT1 General Purpose Transistors NPN Silicon
L8050HQLT1G General Purpose Transistors NPN Silicon
L8050LT1 General Purpose Transistors NPN Silicon
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L80227/B 制造商:LSI Corporation 功能描述: 制造商:LSI Corporation 功能描述:L80227/B
L80227/BI 制造商:LSI Corporation 功能描述:L80227/BI
L80227FR 制造商:LAUREL ELECTRONICS 功能描述:Laureate 1/8 DIN multi-function counter / timer, universal 85-264 Vac power, two
L80227-I 制造商:LSI Corporation 功能描述:STD CELL ASIC
L80227-I-LEADFREE 制造商:LSI Corporation 功能描述:796000124413