IX-10
Index
digital data streams
A-8
digital equipment
10-29
digital overwrite category
4-88
digital transmission 8-bit timing
9-12
digitized audio stream
A-8
discrete cosine transform (DCT)
A-3
display areas
9-5
to
9-12
background selection
9-13
end column
9-11
,
9-27
end row
9-27
example
9-6
getting locations
9-6
large
9-19
multiple
9-28
,
9-30
positioning vertically
9-12
start column
9-11
,
9-27
start row
9-26
storage layout
9-24
formats
9-28
to
9-29
SDRAM addresses
9-26
vertically filtered
9-6
display controller
4-65
,
9-2
,
9-5
blank output
2-8
,
9-2
blanking intervals
9-7
display mode enable
4-63
even/odd field indicator and
2-9
horizontal pan and scan
4-66
,
9-33
initializing display parameters
9-4
interrupt generation
9-7
interrupts
9-40
letterbox filtering
9-16
main region
4-70
offset counters
9-6
output
9-30
override registers
9-14
postprocessing filters
9-20
still image display
9-13
,
9-15
vertical pan and scan
4-66
,
9-35
display controller interface on-chip
8-30
display extension
8-7
display frames
freezing
8-37
,
8-40
display freeze
7-11
,
9-36
to
9-37
display mode bits
4-63
usage overview
9-16
display modes
8-33
,
8-41
,
9-16
to
9-19
enabling
4-63
enhanced resolution
9-18
override bit
4-59
selection table
4-64
,
9-17
display override
chroma frame store start address bits
4-68
luma frame store start address bits
4-68
display override mode
8-41
,
9-15
display parameters
9-4
display rates
8-24
,
9-30
external OSD controller
9-32
display start command bit
4-72
display start override
4-59
DMA
B-2
DMA bandwidth
5-18
DMA controller
block moves
4-40
,
5-14
host directed
5-18
source addresses
4-46
target addresses
4-46
block moves flowchart
5-19
data transfer request
2-5
data transfers
1-3
,
5-12
audio sync error detection
10-5
current state
4-39
hardware sync controls and
2-10
host interface
5-14
to
5-18
maximum transfer rate
6-3
status
4-10
,
4-38
transfer count
5-15
,
5-16
dual-address
5-15
external data transfers
maximum transfer rate
2-5
external request
2-5
idle state
4-39
reads
5-15
,
5-17
starting addresses
4-46
registers
4-38
terminal count
5-14
video data transfers
maximum transfer rate
2-6
writes
5-16
,
5-17
starting addresses
4-46
DMA mode bits
4-39
,
5-14
DMA SDRAM read data bits
4-47
DMA SDRAM read/write flowchart
5-17
DMA SDRAM source address bits
4-46
DMA SDRAM target address bits
4-46
DMA SDRAM write data bits
4-47
DMA transfer byte ordering little/big endian bit
4-41
DRAM
B-2
DREQn signal
2-5
current state
4-39
description
2-5
synchronous transfers and
6-7
usage overview
5-14
DSn signal
2-3
description
2-3
DTACKn signal
2-4
description
2-4