10-34
Audio Decoder Module
Case IIB: The Linear PCM bitstream with a sampling frequency of
96 kHz is selected but the external DAC does not support 96-kHz
sampling frequency. ACLK_48 must be available and it must be
selected. Set the Audio Decoder Mode Select field (Register 357,
bit [7:5],
page 4-81
) to 0b101 to decimate the output samples to
48 kHz. Use the 0x0 through 0x4 divider code that matches the
ACLK_48 multiple.
Case III: The input sampling rate is 32 kHz but ACLK_32 is not
available. Select ACLK_48 and the 0xC through 0xF divider code
that matches the ACLK_48 multiple to derive the 32-kHz clocks from
ACLK_48.
Note:
The CD bypass mode has a dedicated ACLK input pin
called CD_ACLK.
Table 10.11 ACLK Divider Select [3:0] Code Definitions
ACLK Divider
Select [3:0]
ACLK Input
S/P DIF
Interface BCLK
DAC
Interface BCLK
DAC A_ACLK
0x0
768 x Fs
128 x Fs = ACLK
÷
6
64 x Fs = ACLK
÷
12 256 x Fs = ACLK
÷
3
0x1
768 x Fs
128 x Fs = ACLK
÷
6
64 x Fs = ACLK
÷
12 384 x Fs = ACLK
÷
2
0x2
512 x Fs
128 x Fs = ACLK
÷
4
64 x Fs = ACLK
÷
8
256 x Fs = ACLK
÷
2
0x3
384 x Fs
128 x Fs = ACLK
÷
3
64 x Fs = ACLK
÷
6
384 x Fs = ACLK
÷
1
0x4
256 x Fs
128 x Fs = ACLK
÷
2
64 x Fs = ACLK
÷
4
256 x Fs = ACLK
÷
1
0x5
768 x 48
128 x 48 = ACLK
÷
6
64 x 96 = ACLK
÷
6
384 x 96 = ACLK
÷
1
0x6
512 x 48
128 x 48 = ACLK
÷
4
64 x 96 = ACLK
÷
4
256 x 96 = ACLK
÷
1
0x7–0xB
Not Used
0xC
768 x 48
128 x 32 = ACLK
÷
9
64 x 32 = ACLK
÷
18 384 x 32 = ACLK
÷
3
0xD
512 x 48
128 x 32 = ACLK
÷
6
64 x 32 = ACLK
÷
12 256 x 32 = ACLK
÷
3
0xE
512 x 48
128 x 32 = ACLK
÷
6
64 x 32 = ACLK
÷
12 384 x 32 = ACLK
÷
2
0xF
256 x 48
128 x 32 = ACLK
÷
3
64 x 32 = ACLK
÷
6
256 x 32 = ACLK
÷
1