Audio Decoder Registers
4-87
LPCM - Dynamic Range On
R/W 4
Setting this bit in Linear PCM Mode enables the dynamic
range feature of the Linear PCM bitstream. When the bit
is cleared, dynamic range control is off and the PCM
samples recovered from the bitstream are not multiplied
by the gain value. The default value of this bit is 0.
Reserved
[7:5]
Clear these bits when writing to this register.
Figure 4.129 Register 365 (0x16D)
Reserved
[1:0]
Clear these bits when writing to this register.
IEC - Host Emphasis [2:0]
R/W [4:2]
When the overwrite emphasis bit (bit 5 in this register) is
set, the value in the host emphasis field is used instead
of the emphasis value in the bitstream.
IEC - Overwrite Emphasis
R/W 5
When this bit is set, the value in bits [4:2] of this register
are used instead of the emphasis value in the bitstream.
The default value of this bit is 0.
IEC - Host Copyright
R/W 6
When the overwrite copyright bit (bit 7 in this register) is
set, the value of the Host Copyright bit is used instead of
the copyright value in the bitstream. The default value of
this bit is 0.
0xD
512 * 48
128 * 32 = ACLK
÷
6
64 * 32 = ACLK
÷
12
256 * 32 = ACLK
÷
3
0xE
512 * 48
128 * 32 = ACLK
÷
6
64 * 32 = ACLK
÷
12
384 * 32 = ACLK
÷
2
0xF
256 * 48
128 * 32 = ACLK
÷
3
64 * 32 = ACLK
÷
6
256 * 32 = ACLK
÷
1
Table 4.4
ACLK Divider Select [3:0] Code Definitions (Cont.)
ACLK Divider
Select [3:0]
ACLK
Input
S/P DIF Interface BCLK
DAC Interface BCLK
DAC A_ACLK
7
6
5
4
2
1
0
IEC -
Overwrite
Copyright
IEC - Host
Copyright
IEC -
Overwrite
Emphasis
IEC - Host Emphasis [2:0]
Reserved