4-62
Register Descriptions
Figure 4.92
Register 275 (0x113)
Freeze Mode [1:0]
R/W [1:0]
These bits select the Freeze Mode according to the
following table.
3:2 Pulldown from Bitstream
R/W 2
Setting this bit causes the L64105 to decode pulldown
control from the MPEG-2 syntax in the bitstream.
Clearing this bit allows the host to control pulldown. The
default value for this bit is 1 (at power-up or chip reset).
Host Repeat First Field
R/W 3
When this bit is set, the first displayed field in a frame is
repeated during the third field time. This is the primary
mechanism for performing 3:2 pulldown from the host
interface. The default value for this register is 0.
Host Top Field First
R/W 4
When this bit is set, the first displayed field in a frame is
the top field (or odd field lines). This bit is used in
conjunction with the Host Repeat First Field for
controlling 3:2 pulldown. The default value for this register
is 1.
First Field
R 5
This bit is set to indicate that the current field being
displayed is the first field of the frame and cleared when
it is the last field. Normally, this bit and the Last Field bit
in the next register toggle as the current field alternates.
In 3:2 pulldown, both the First Field bit and Last Field bit
are cleared when the current field is the middle field.
7
6
5
4
3
2
1
0
Top/Not
Bottom Field
Odd/Not
Even Field
First Field
Host Top
Field First
Host Repeat
First Field
3:2 Pull Down
From
Bitstream
Freeze Mode [1:0]
Freeze Mode
Description
0b00
0b01
0b10
0b11
Normal
Freeze Frame
Freeze Last Field
Freeze First Field and Hold