- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1362 (NXP Semiconductors N.V.) Single-chip Universal Serial Bus On-The-Go controller PDF資料下載
參數(shù)資料
| 型號： | ISP1362 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Single-chip Universal Serial Bus On-The-Go controller |
| 中文描述： | 單芯片通用串行總線和On - The - Go控制器 |
| 文件頁數(shù)： | 44/150頁 |
| 文件大?。?/td> | 647K |
| 代理商： | ISP1362 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁
Philips Semiconductors
ISP1362
Single-chip USB OTG controller
Product data
Rev. 03
—
06 January 2004
44 of 150
9397 750 12337
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
12.5 Features of the control and bulk transfer (aperiodic transfer)
A Paired PTD is a special feature that provides high performance single endpoint
bulk transfer and handles set-up enumeration sequence within 1 ms. A paired PTD
consists of two PTDs serving the same endpoint of a device that are set active and
Active
Yes
Set to logic 1 by
fi
rmware to enable the execution of transactions by the HC.
When the transaction associated with this descriptor is completed, the HC
sets this bit to logic 0 indicating that a transaction for this element should not
be executed when it is next encountered in the schedule.
This bit is used to generate or compare the data PID value (DATA0 or DATA1)
for IN and OUT transactions. It is updated after each successful transmission
or reception of a data packet.
This indicates the maximum number of bytes that can be sent to or received
from the endpoint in a single data packet.
This is the USB address of the endpoint within the function.
This indicates that it is the last PTD of a list. Logic 1 means that this PTD is
the last PTD. The last PTD is used only for ISO. This bit is not used in interrupt
and ATL transfers. The last PTD is indicated by the HcINTLLastPTD and
HcATLLastPTD registers.
This bit indicates the speed of the endpoint.
Toggle
Yes
MaxPktSize[9:0]
No
EndpointNumber[3:0]
B3[3] Last (PTD)
No
No
Speed (low)
No
0
—
full-speed
1
—
low-speed
This speci
fi
es the total number of bytes to be transferred with this data
structure. This can be greater than MaximumPacketSize.
0
—
This is the ping buffer of the paired buffer. Paired must be logic 1.
TotalBytes[9:0]
No
B5[6] Ping-Pong
No
1
—
This is the pong buffer of the paired buffer. Paired must be logic 1.
If this bit is set to logic 1, two PTDs of the same endpoint and address can be
made active at the same time. This bit is used with the Ping-Pong bit. The
fi
rst
paired PTD always starts with Ping = 0. The pong PTD payload can be sent
out only if the ping PTD payload is sent out. You can also monitor
RAM_BUFFER _STATUS to see which PTD is currently active on the USB
line.
00
—
set-up
B5[7] Paired
No
DirToken[1:0]
No
01
—
OUT
10
—
IN
11
—
reserved
This
fi
eld contains the USB address of the function containing the endpoint
that this PTD refers to.
These two
fi
elds together select a start frame number (5 bits) and polls the
interrupt device at a rate speci
fi
ed by PollingRate (3 bits); see
Section 12.6
.
FunctionAddress[6:0]
No
B7[7:5] PollingRate
B7[4:0] StartingFrame
(interrupt only)
B7[7:0] StartingFrame
(ISO only)
No
No
The HC compares this byte with the current frame number (can be accessed
from the HcFrameNumber register). The PTD will be processed and sent out
only if the starting frame number equals to the current frame number.
Table 11:
Name
Generic PTD structure: bit description
…
continued
Status update
by HC
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1362BD | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362EE | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1501 | Hi-Speed Universal Serial Bus peripheral transceiver |
| ISP1520 | Hi-Speed Universal Serial Bus hub controller |
| ISP1520BD | Hi-Speed Universal Serial Bus hub controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1362BD | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,118 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,151 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,157 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD157 | 制造商:NXP Semiconductors 功能描述:IC CONTROLLER USB-OTG 64LQFP 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB OTG 64-LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。