
IBM038329NL6B
IBM038329NP6B
256K x 32 Synchronous Graphics RAM
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 12 of 66
03K4292.E35604
Revised 3/98
Function Truth Table
Operation
CKE
CS
RAS
CAS
WE
DSF
DQM
BA
(A
9
)
A
8
A
7
-A
0
MNE
n-1
n
Device Deselect
H
X
H
X
X
X
X
X
X
X
X
INHBT
No Operation
H
X
L
H
H
H
X
X
X
X
X
NOP
Load Mode Register
H
X
L
L
L
L
L
X
OP CODE
LMR
Load Special Mode Register
H
X
L
L
L
L
H
X
OP CODE
LSMR
Row Activate
H
X
L
L
H
H
L
X
BS
Row Addr
ACT
Row Activate w/WPB
H
X
L
L
H
H
H
X
BS
Row Addr
ACTM
Read
H
X
L
H
L
H
X
X
BS
L
Col.
RD
Read with Auto Precharge
H
X
L
H
L
H
X
X
BS
H
Col.
RDA
Write Command
H
X
L
H
L
L
L
X
BS
L
Col.
WR
Write w/ Auto Precharge
H
X
L
H
L
L
L
X
BS
H
Col.
WRA
Block Write
H
X
L
H
L
L
H
X
BS
L
Col.
BW
Block Write with Auto Precharge
H
X
L
H
L
L
H
X
BS
H
Col.
BWA
Burst Termination
H
X
L
H
H
L
X
X
X
X
X
BST
Precharge Single Bank
H
X
L
L
H
L
X
X
BS
L
X
PRE
Precharge All Banks
H
X
L
L
H
L
X
X
X
H
X
PREAL
Auto Refresh
H
H
L
L
L
H
X
X
X
X
X
REF
Self Refresh Entry
H
L
L
L
L
H
X
X
X
X
X
SREF(EN)
Self Refresh Exit
L
L
H
H
H
L
X
H
X
H
X
H
X
X
X
X
X
X
X
X
X
X
SREF(EX)
Power Down Mode (Entry)
H
L
H
X
X
X
X
X
X
X
X
PDN-(EN)
Power Down Mode (Entry)
H
L
L
H
H
H
X
X
X
X
X
PDN-(EN)
Power Down Mode (Exit)
L
H
X
X
X
X
X
X
X
X
X
PDN-(EX)
1. All inputs are latched on the rising edge of CLK.
2. LMR, LSMR, REF, and SREF commands should be issued only after both banks are deactivated (PREAL command).
3. ACT and ACTM command should be issued only after the corresponding bank has been deactivated (PRE command).
4. WR, WRA, RD, RDA should be issued after the corresponding bank has been activated (ACT command).
5. Auto Precharge command is not valid for full-page burst.
6. BW and BWA commands use Mask Register data only after ACTM command. DQM byte masking is active regardless of WPB
mask.
7. Loading Mask Register: Initiate an LSMR cycle with address pin A
5
=1 to load the Mask Register with the Mask data present on DQ
pins. Except A
5
, all other address pins must be “0” during LSMR cycle while loading the Mask Register.
8. Loading Color Register: Initiate an LSMR cycle with address pin A
6
=1 to load the Color register with the Color input data on DQ
pins. Except A
6
, all other address pins must be “0” during LSMR cycle while loading Color Register 0.
9. Any Write or Block Write cycles to the selected bank/row while active will be masked according to the contents of theMask Regis-
ter, in addition to the DQM signals and the column/byte mask information (the later for Block Writes only).
10. Block Writes are not burst oriented and always apply to the eight column locations selected by A
7
-A
3
.