- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP7209 (Cirrus Logic, Inc.) Ultra-Low-Power Audio Decoder System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | EP7209 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Ultra-Low-Power Audio Decoder System-on-Chip |
| 中文描述： | 超低功耗音頻解碼器系統(tǒng)級芯片 |
| 文件頁數(shù)： | 8/128頁 |
| 文件大?。?/td> | 1382K |
| 代理商： | EP7209 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
EP7209
8
DS453PP2
7.3 Debug/ICE Test Mode ....................................................................................................107
7.4 Hi-Z (System) Test Mode ...............................................................................................107
7.5 Software Selectable Test Functionality ..........................................................................107
8. PIN INFORMATION ..............................................................................................................108
8.1 208-Pin LQFP Pin Diagram .............................................................................................108
8.2 208-Pin LQFP Numeric Pin Listing .................................................................................109
8.3 256-Pin PBGA Pin Diagram ............................................................................................112
8.4 256-Ball PBGA Ball Listing ..............................................................................................113
8.4.1 PBGA Ground Connections ...................................................................................116
9. PACKAGE SPECIFICATIONS .............................................................................................117
9.1 208-Pin LQFP Package Outline Drawing .......................................................................117
9.2 EP7209 256-Ball PBGA (17
×
17
×
1.53-mm Body) Dimensions ..................................118
10. ORDERING INFORMATION ...............................................................................................119
11. APPENDIX A: BOOT CODE ..............................................................................................120
12. INDEX .................................................................................................................................125
LIST OF FIGURES
Figure 1. 208-Pin LQFP (Low Profile Quad Flat Pack) Pin Diagram.............................................12
Figure 2. EP7209 Block Diagram..................................................................................................19
Figure 3. State Diagram................................................................................................................20
Figure 4. CLKEN Timing Entering the Standby State ...................................................................25
Figure 5. CLKEN Timing Entering the Standby State ...................................................................25
Figure 6. Codec Interrupt Timing...................................................................................................36
Figure 7. DAI Interface ..................................................................................................................37
Figure 8. EP7209 Rev C - Digital Audio Interface Timing
–
MSB/Left Justified format................38
Figure 9. SSI2 Port Directions in Slave and Master Mode............................................................40
Figure 10. Residual Byte Reading.................................................................................................42
Figure 11. Video Buffer Mapping...................................................................................................45
Figure 12. A Maximum EP7209 Based System............................................................................49
Figure 13. Consecutive Memory Read Cycles with Minimum Wait States....................................97
Figure 14. Sequential Page Mode Read Cycles with Minimum Wait States.................................98
Figure 15. Consecutive Memory Write Cycles with Minimum Wait States....................................99
Figure 16. LCD Controller Timings..............................................................................................100
Figure 17. SSI Interface for AD7811/2........................................................................................100
Figure 18. SSI Timing Interface for MAX148/9............................................................................101
Figure 19. SSI2 Interface Timings...............................................................................................101
Figure 20. 208-Pin LQFP (Low Profile Quad Flat Pack) Pin Diagram.........................................108
Figure 21. 256-Ball Plastic Ball Grid Array Diagram ...................................................................112
LIST OF TABLES
Table 1. Acronyms and Abbreviations...........................................................................................10
Table 2. Unit of Measurement.......................................................................................................11
Table 3. Pin Description Conventions...........................................................................................11
Table 4. External Signal Functions................................................................................................13
Table 5. SSI/Codec/DAI Pin Multiplexing......................................................................................16
Table 6. Output Bi-Directional Pins...............................................................................................17
Table 7. Peripheral Status in Different Power Management States..............................................21
Table 8. Exception Priority Handling .............................................................................................26
Table 9. Interrupt Allocation in the First Interrupt Register............................................................27
Table 10. Interrupt Allocation in the Second Interrupt Register.....................................................27
Table 11. Interrupt Allocation in the Third Interrupt Register.........................................................27
Table 12. External Interrupt Source Latencies..............................................................................29
Table 13. Chip Select Address Ranges After Boot From On-Chip Boot ROM..............................29
相關PDF資料 |
PDF描述 |
|---|---|
| EP7211 | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CB-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EP7209-CB-D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EP7209-CV-D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EP7211 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。