參數(shù)資料
型號: EP7209
廠商: Cirrus Logic, Inc.
英文描述: Ultra-Low-Power Audio Decoder System-on-Chip
中文描述: 超低功耗音頻解碼器系統(tǒng)級芯片
文件頁數(shù): 102/128頁
文件大?。?/td> 1382K
代理商: EP7209
EP7209
102
DS453PP2
6.5
All I/O buffers on the EP7209 are CMOS threshold
input bidirectional buffers except the oscillator and
power pads. For signals that are nominally inputs,
the output buffer is only enabled during pin test
mode. All output buffers are tristated during system
(hi-Z) test mode. All buffers have a standard
CMOS threshold input stage (apart from the
Schmitt triggered inputs) and CMOS slew rate con-
trolled output stages to reduce system noise.
I/O Buffer Characteristics
Table 57
defines the I/O buffer output characteris-
tics which will apply across the full range of tem-
perature and voltage (i.e., these values are for 3.3
V, +70
°
C).
All propagation delays are specified at 50% V
DD
to
50% V
DD
, all rise times are specified as 10% V
DD
to 90% V
DD
and all fall times are specified as 90%
V
DD
to 10% V
DD
.
Buffer Type
Drive Current
Propagation
Delay (Max)
7
5
Rise Time
(Max)
14
6
Fall Time
(Max)
14
6
Load
I/O strength 1
I/O strength 2
±4 mA
±12 mA
50 pF
50 pF
Table 57. I/O Buffer Output Characteristics
6.6
JTAG Bandary Scan Signal Ordering
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Signal
Type
Strength
Reset
State
High
nCS[5]
VDDIO
VSSIO
EXPCLK
WORD
WRITE
RUN/CLKEN
EXPRDY
TXD[2]
RXD[2]
TDI
VSSIO
PB[7]
PB[6]
PB[5]
PB[4]
PB[3]
PB[2]
Out
1
Pad Pwr
Pad Gnd
I/O
Out
Out
I/O
In
Out
In
In
Pad Gnd
I/O
I/O
I/O
I/O
I/O
I/O
1
1
1
1
1
1
Low
Low
Low
High
with p/u*
1
1
1
1
1
1
Input
Input
Input
Input
Input
Input
Table 58. 208-Pin LQFP Numeric Pin Listing
19
PB[1]/
PRDY2
PB[0]/
PRDY1
VDDIO
TDO
PA[7]
PA[6]
PA[5]
PA[4]
PA[3]
PA[2]
PA[1]
PA[0]
LEDDRV
TXD[1]
VSSIO
PHDIN
CTS
RXD[1]
I/O
1
Input
20
I/O
1
Input
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Pad Pwr
Out
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Out
Out
Pad Gnd
In
In
In
1
1
1
1
1
1
1
1
1
1
1
1
Tristate
Input
Input
Input
Input
Input
Input
Input
Input
Low
High
High
Pin
No.
Signal
Type
Strength
Reset
State
Table 58. 208-Pin LQFP Numeric Pin Listing
(cont.)
相關PDF資料
PDF描述
EP7211 HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211-CP-A HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211-CV-A HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7212 HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CB-A HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
相關代理商/技術參數(shù)
參數(shù)描述
EP7209-CB-D 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP7209-CV-D 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP7211 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211(208LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
EP7211(256PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC