參數(shù)資料
型號: ENC624J600T-I/PT
廠商: Microchip Technology
文件頁數(shù): 132/168頁
文件大?。?/td> 0K
描述: IC ETHERNET CTRLR W/SPI 64-TQFP
視頻文件: Fast 100 Mbps Ethernet PICtail Plus Overview
標(biāo)準(zhǔn)包裝: 1,200
控制器類型: 以太網(wǎng)控制器(IEEE 802.3)
接口: SPI
電源電壓: 3 V ~ 3.6 V
電流 - 電源: 96mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-TQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 帶卷 (TR)
配用: AC164132-ND - BOARD DAUGHTER PICTAIL ETHERNET
PIC16CR7X
DS21993C-page 64
2007 Microchip Technology Inc.
FIGURE 9-4:
SPI MODE TIMING (SLAVE MODE WITH CKE = 1)
TABLE 9-1:
REGISTERS ASSOCIATED WITH SPI OPERATION
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR,
BOR
Value on
all other
Resets
0Bh,8Bh.
10Bh,18Bh
INTCON
GIE
PEIE
TMR0IE INTE
RBIE
TMR0IF
INTF
RBIF
0000 000x
0000 000u
0Ch
PIR1
PSPIF(1)
ADIF
RCIF
TXIF
SSPIF
CCP1IF TMR2IF
TMR1IF
0000 0000
8Ch
PIE1
PSPIE(1)
ADIE
RCIE
TXIE
SSPIE
CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000
87h
TRISC
PORTC Data Direction Register
1111 1111
13h
SSPBUF
Synchronous Serial Port Receive Buffer/Transmit Register
xxxx xxxx
uuuu uuuu
14h
SSPCON
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
0000 0000
85h
TRISA
PORTA Data Direction Register
--11 1111
94h
SSPSTAT
SMP
CKE
D/A
P
S
R/W
UA
BF
0000 0000
Legend:
x
= unknown, u = unchanged, – = unimplemented, read as ‘0’. Shaded cells are not used by the SSP in SPI mode.
Note
1:
Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.
SCK (CKP = 0)
SDI (SMP = 0)
SSPIF
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
SCK (CKP = 1)
SDO
bit 7
bit 0
SS
相關(guān)PDF資料
PDF描述
EP1AGX90EF1152I6 IC ARRIA GX FPGA 90K 1152FBGA
EP1C3T144A8N IC CYCLONE FPGA 2910 LE 144-TQFP
EP1K100FC484-1N IC ACEX 1K FPGA 100K 484-FBGA
EP1S80F1020C5N IC STRATIX FPGA 80K LE 1020-FBGA
EP1SGX40GF1020I6 IC STRATIX GX FPGA 40K 1020-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ENC680D05B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
ENC680D-05B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STD MOV
ENC680D07B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
ENC680D-07B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STD MOV
ENC680D10B 制造商:未知廠家 制造商全稱:未知廠家 功能描述: