- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56600 (飛思卡爾半導體(中國)有限公司) Implementing Viterbi Decoders Using the VSL Instruction on DSP Families PDF資料下載
參數(shù)資料
| 型號： | DSP56600 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Implementing Viterbi Decoders Using the VSL Instruction on DSP Families |
| 中文描述： | 維特比解碼器實現(xiàn)上使用DSP的家庭教學的VSL |
| 文件頁數(shù)： | 46/108頁 |
| 文件大?。?/td> | 726K |
| 代理商： | DSP56600 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
3-18
Viterbi Decoder Implementation
For More Information On This Product,
Go to: www.freescale.com
Expanding the Viterbi Algorithm
Main: Gluing the Pieces Together
Next, we begin the executable code. The first two lines initialize address registers m2
and n2 so that r2 addressing wraps around and increments by 3sboth for branch
metric storage. The next 5 lines initialize address registers r4 and r5 to wrap around for
path metric/path storage to begin them pointing to the correct places in the storage
table. Offset register n5 is set to access path metrics spaced halfway apart in the storage
table.
The initialization finishes by pointing n0 to the path storage table start, making sure r3
is in linear mode for traceback, and pointing r1 to the input data. Note that the r1
addressing mode is not set. We assume that an outside calling routine does this, and
permit circular input buffers if desired.
Example 3-6
Main Viterbi Decoding Routine: Patch Metric Update
These next two sections do much of the decoding work. The first loop processes
ENCBITS of input data. We process 1 pair of decoder inputs for each iteration of the
macros FindMetrics and ACS. This preprocessing loads ENCBITS-1 of data into the
paths. Thereafter, we process the decoder input pairs in groups of eight, producing 8
path bits for each state. For every 8 decoder input pairs processed, we invoke the
STOREPATHS macro to store the paths.
;
;***********************PREPARATION LOOP*************************
;
This loop iterates by the number of bits used in the
;
encoder to pre load the bit decisions. Thereafter,
;
the paths are updated and stored off in bytes. We need
;
the preload bits so that the stored path metrics point
;
correctly to their previous paths for traceback
;****************************************************************
;
do
#ENCBITS-1,PRELP
;
FindMetrics
ACS
PRELP
;*****************MAIN LOOP--PROCESS BYTES OF DATA*****************
do
#NUMINPUTS/8-1,DATALP
do
#8,SYMLP
;
FindMetrics
ACS
SYMLP
STOREPATHS#NUMSTATES
DATALP
;once for each encoder bit
;process bytes of output
;8 bits per byte
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56852E | 16-bit Digital Signal Controllers |
| DSP56852VFE | 16-bit Digital Signal Controllers |
| DSP56853E | 16-bit Digital Signal Controllers |
| DSP56853FG120 | 16-bit Digital Signal Controllers |
| DSP56853FGE | 16-bit Digital Signal Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56600AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTERGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC |
| DSP56600FM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-BIT DIGITAL SIGNAL PROCESSOR |
| DSP56602 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual |
| DSP56602AD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual |
| DSP56602DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56602 16-Bit Digital Signal Processor Datasheet |
發(fā)布緊急采購，3分鐘左右您將得到回復。