參數(shù)資料
型號: DSP56600
廠商: 飛思卡爾半導體(中國)有限公司
英文描述: Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
中文描述: 維特比解碼器實現(xiàn)上使用DSP的家庭教學的VSL
文件頁數(shù): 13/108頁
文件大?。?/td> 726K
代理商: DSP56600
Introduction
Introduction
Viterbi Decoder Implementation
For More Information On This Product,
Go to: www.freescale.com
1-3
1.1
INTRODUCTION
Todays communication systems typically make considerable use of signal processing to
improve their performance. Two common functions that use signal processing to
improve performance are channel equalization and error correction coding. For
equalization, maximum likelihood sequence estimation is among the most popular
schemes; for error correction, convolutional coding with Viterbi decoding is a method of
choice. Both communication functions make use of the Viterbi algorithm to accomplish
their task. To simplify the explanations presented here, the focus is on using the
algorithm for error correction.
This application report is written with the intent of instructing the reader who, with a set
of convolutional code polynomials, can generate the assembly code needed to
implement a Viterbi decoder on the DSP56300 and DSP56600 families of digital signal
processors (DSPs).
The DSP56300 and DSP56600 families of DSPs are designed to implement
communication functions. Because the Viterbi algorithm occupies such a prominent
position in many communications systems, these processor families have a special
instruction, Viterbi shift left (VSL). This instruction is designed to improve the
performance of the processor when doing Viterbi algorithm operations. One goal of this
application note is to explain the use of the VSL instruction when implementing the
Viterbi algorithm.
1.2
VITERBI ALGORITHM
Communication applications that use convolutional coding or sequence estimation often
use the Viterbi algorithm to efficiently process the received data. These applications
occur so often that the DSP56300 and DSP56600 families have a special instruction to
enhance the algorithms implementation. This application note begins by introducing
the Viterbi algorithm, then proceeds step by step through an implementation of that
algorithm for a specific error correction example. In addition, use of the new VSL
instruction is explained for obtaining efficient coding for applications requiring the
Viterbi algorithm.
F
Freescale Semiconductor, Inc.
n
.
相關PDF資料
PDF描述
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
DSP56853FGE 16-bit Digital Signal Controllers
相關代理商/技術參數(shù)
參數(shù)描述
DSP56600AD 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTERGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC
DSP56600FM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-BIT DIGITAL SIGNAL PROCESSOR
DSP56602 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual
DSP56602AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual
DSP56602DS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56602 16-Bit Digital Signal Processor Datasheet