參數(shù)資料
型號(hào): DSP56364P
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
元件分類: 數(shù)字信號(hào)處理
英文描述: 24-Bit Audio Digital Signal Processor
中文描述: 24位音頻數(shù)字信號(hào)處理器
文件頁數(shù): 9/148頁
文件大小: 1204K
代理商: DSP56364P
External Memory Expansion Port (Port A)
DSP56364 Technical Data, Rev. 4
Freescale Semiconductor
2-5
2.5.2
External Data Bus
2.5.3
External Bus Control
Table 2-6 External Data Bus Signals
Signal
Name
Type
State during
Reset
Signal Description
D0–D7
Input/
Output
Tri-stated
Data Bus
—D0–D7 are active-high, bidirectional input/outputs that provide the
bidirectional data bus for external program and data memory accesses. D0–D7 are
tri-stated during hardware reset and when the DSP is in the stop or wait low-power
standby mode.
Table 2-7 External Bus Control Signals
Signal Name
Type
State during
Reset
Signal Description
AA0–AA1/
RAS0
RAS1
Output
Tri-stated
Address Attribute or Row Address
Strobe
—When defined as AA, these signals
can be used as chip selects or additional address lines. When defined as
RAS
,
these signals can be used as
RAS
for DRAM interface. These signals are
tri-statable outputs with programmable polarity. These signals are tri-stated during
hardware reset and when the DSP is in the stop or wait low-power standby mode.
CAS
Output
Tri-stated
Column Address Strobe
CAS
is an active-low output used by DRAM to strobe
the column address. This signal is tri-stated during hardware reset and when the
DSP is in the stop or wait low-power standby mode.
RD
Output
Tri-stated
Read Enable
RD
is an active-low output that is asserted to read external memory
on the data bus. This signal is tri-stated during hardware reset and when the DSP
is in the stop or wait low-power standby mode.
WR
Output
Tri-stated
Write Enable
WR
is an active-low output that is asserted to write external
memory on the data bus. This signal is tri-stated during hardware reset and when
the DSP is in the stop or wait low-power standby mode.
TA
Input
Ignored Input
Transfer Acknowledge
—If there is no external bus activity, the
TA
input is ignored.
The
TA
input is a data transfer acknowledge (DTACK) function that can extend an
external bus cycle indefinitely. Any number of wait states (1, 2. . .infinity) may be
added to the wait states inserted by the BCR by keeping
TA
deasserted. In typical
operation,
TA
is deasserted at the start of a bus cycle, is asserted to enable
completion of the bus cycle, and is deasserted before the next bus cycle. The
current bus cycle completes one clock period after
TA
is asserted synchronous to
the internal system clock. The number of wait states is determined by the
TA
input
or by the bus control register (BCR), whichever is longer. The BCR can be used to
set the minimum number of wait states in external bus cycles.
In order to use the TA functionality, the BCR must be programmed to at least one
wait state. A zero wait state access cannot be extended by TA deassertion,
otherwise improper operation may result.
TA
can operate synchronously or
asynchronously, depending on the setting of the TAS bit in the operating mode
register (OMR).
TA
functionality may not be used while performing DRAM type accesses, otherwise
improper operation may result.
相關(guān)PDF資料
PDF描述
DSP56366P 24-Bit Audio Digital Signal Processor
DSP56366UM 24-Bit Audio Digital Signal Processor
DSP56367P 24-Bit Audio Digital Signal Processor
DSP56367UM 24-Bit Audio Digital Signal Processor
DSP56600 Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56364UM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56364 24-Bit Digital Signal Processor User's Manual
DSP56366 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56366 24-Bit Audio Digital Signal Processor
DSP56366P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56366UM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56367 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic