- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379184 > DS80CH11 System Energy Manager PDF資料下載
參數(shù)資料
| 型號： | DS80CH11 |
| 英文描述： | System Energy Manager |
| 中文描述： | 系統(tǒng)能量管理器 |
| 文件頁數(shù)： | 50/88頁 |
| 文件大?。?/td> | 598K |
| 代理商： | DS80CH11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS80CH11
011200 50/88
7.8.2
ADCON2 – A/D Control Register 2
ADCON2; SFR ADDR.=0B3H
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
OUTCF
MUX2
MUX1
MUX0
APS3
APS2
APS1
APS0
Read/Write Access: Unrestricted.
Initialization: 00h on any type of reset
OUTCF – Output Conversion Format.
Selects whether the conversion output most–significant
8–bits or the most–significant 2–bits are presented in
the A/D MSB register. When OUTCF = 1, the MSB reg-
ister returns the upper 2 conversion bits, ADR8 and
ADR9 in bit locations 0 and 1 respectively. When
OUTCF = 0, the MSB register returns the upper 8 bits
with result bit ADR9 located in bit position 7 and result bit
ADR2 in bit position 0.
MUX2–0 – Multiplexor Select.
MUX2–0 select the A/D channel that will be sampled
and converted when the next conversion is initiated.
The table to the right shows the decoding.
MUX2
MUX1
MUX0
PIN
A/D CHANNEL
0
0
0
AI0
Channel 0
0
0
1
AI1
Channel 1
0
1
0
AI2
Channel 2
0
1
1
AI3
Channel 3
1
0
0
AI4
Channel 4
1
0
1
AI5
Channel 5
1
1
0
AI6
Channel 6
1
1
1
AI7
Channel 7
APS3–0 – A/D Clock Prescale Select.
APS3–0 are used to determine the prescale setting from
the micro’s CPU clock to the A/D converter. The CPU
machine clock will be divided by the value of (N+1)
where N is the 4–bit value represented by APS3–0.
7.8.3
ADMSB – A/D Result Most Significant Byte
ADMSB; SFR ADDR.=0B4H
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ADR9/
0
ADR8/
0
ADR7/
0
ADR6/
0
ADR5/
0
ADR4/
0
ADR3/
ADR9
ADR2/
ADR8
Read/Write Access: Unrestricted.
Initialization: 00h on any type of reset
Depending on the programming of the OUTCF bit, this
register contains either the most significant 8–bits or
2–bits of the conversion result. If OUTCF = 0 bits 7–0
contain bits 9–2, respectively, of the result. If
OUTCF=1, bits 7–2 contain 0, and bits 1 and 0 contain
result bits 9 and 8, respectively.
相關PDF資料 |
PDF描述 |
|---|---|
| DS83C520 | EPROM/ROM High-Speed Micro |
| DS83C520-ECL | EPROM/ROM High-Speed Micro |
| DS83C520-ENL | EPROM/ROM High-Speed Micro |
| DS83C520-MCL | EPROM/ROM High-Speed Micro |
| DS83C520-MNL | EPROM/ROM High-Speed Micro |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS80CH11+E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers |
| DS80CH11-E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers |
| DS80E100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
發(fā)布緊急采購，3分鐘左右您將得到回復。