參數(shù)資料
型號(hào)： DS80CH11
英文描述： System Energy Manager
中文描述： 系統(tǒng)能量管理器
文件頁(yè)數(shù)： 40/88頁(yè)
文件大小： 598K
代理商： DS80CH11
DS80CH11
011200 40/88
MASTER RECEIVE OPERATION TIMING
Figure 6–5
DATA
SLAVE ADDR.
R/W
A
DATA
SDAx/SCLx
A
A
DATA
A
P
éé
éé
éé
S
(Sr)
TSTAx BIT
DATA BUF:
WRITE
READ
X/Rx BIT
TXIx BIT
RXIx BIT
ACKSx BIT
ANAKx BIT
STOx BIT
1
STAx BIT
In response to RXIx being set on the next to the last data
byte, the ANAKx bit can be set so that a negative
acknowledge bit is returned to the slave when the last
data byte is received. This action signals the slave to
stop transmitting bytes and return to receive mode. If
there is only one byte to be received from the slave
device, the ANAKx bit can be set at the time the slave
address is transmitted so that the negative acknowl-
edge signal will be transmitted after the reception of the
single byte.
When the last data byte is received and RXIx cleared,
the STOP condition can be issued by setting the STOx
bit to a 1. ANAKx can be returned to a 0 at this time to
return a positive acknowledge on future received bytes
(e.g., received slave address). After the STOP condi-
tion is sent the STOx bit will be automatically cleared
and X/Rx will remain at 0, indicating the port hardware is
still in receive mode.
Arbitration with another master may be lost during the
transmission of the slave address as described above in
the Master Transmit mode. Once receive operation is in
progress in the Master Receive mode, then arbitration
loss can only occur while a negative acknowledge is
being returned on the bus. In this case arbitration is lost
when another master on the bus pulls this signal low.
Since this occurs at the end of a serial byte, no further
clock pulses are generated. The ARLx flag will be set to
signal this event.
6.3.3
Figure 6–6 illustrates the timing for Slave Receive
operation. In this mode another master transfers one or
more bytes to the SEM which is addressed as a slave
device.
Slave Receive
When the 2–Wire ports are initialized following a reset,
the SEM’s 7–bit slave addresses are established by
相關(guān)PDF資料
PDF描述
DS83C520 EPROM/ROM High-Speed Micro
DS83C520-ECL EPROM/ROM High-Speed Micro
DS83C520-ENL EPROM/ROM High-Speed Micro
DS83C520-MCL EPROM/ROM High-Speed Micro
DS83C520-MNL EPROM/ROM High-Speed Micro
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS80CH11+E02 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers
DS80CH11-E02 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers
DS80E100 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables
DS80EP100 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables
DS80EP100_08 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*