參數資料
型號: DATASHEET
英文描述: ST10F168 - 16-BIT MCU - 8KB RAM - 256KB FLASH MEMORY - 111 I/O - 1 CAN 2.0B INTERFACE
中文描述: ST10F168 - 16位MCU - 8KB的內存- 256KB的快閃記憶體- 111的I / O - 1 CAN 2.0B總線接口
文件頁數: 37/74頁
文件大?。?/td> 897K
代理商: DATASHEET
ST10F168
37/74
17 - SYSTEM RESET
System reset initializes the MCU in a predefined
state. There are five ways to activate a reset state.
The system start-up configuration is different for
each case as shown in Table 21.
17.1 - Asynchronous Reset (Long Hardware Reset)
An asynchronous reset is triggered when RSTIN
pin is pulled low while V
PP
pin is at low level. Then
the MCU is immediately forced in reset default
state. It pulls low RSTOUT pin, it cancels pending
internal hold states if any, it waits for any internal
access cycles to finish, it aborts external bus cycle,
it switches buses (data, address and control sig-
nals) and I/O pin drivers to high-impedance, it pulls
high Port0 pins and the reset sequence starts.
Power-on Reset
The asynchronous reset must be used during the
power-on of the MCU. Depending on crystal fre-
quency, the on-chip oscillator needs about 10ms
to 50ms to stabilize. The logic of the MCU does
not need a stabilized clock signal to detect an
asynchronous reset, so it is suitable for power-on
Figure 9 :
Asynchronous Reset Timing
conditions. To ensure a proper reset sequence,
the
RSTIN
pin and the V
PP
pin must be held at low
level until the MCU clock signal is stabilized and
the system configuration value on Port0 is settled.
Hardware Reset
The asynchronous reset must be used to recover
from catastrophic situations of the application. It
may be triggerred by the hardware of the applica-
tion. Internal hardware logic and application cir-
cuitry are described in Reset circuitry chapter and
Figures 12, 13 and 14.
Exit of Asynchrounous Reset State
When the
RSTIN
pin is pulled high, the MCU
restarts. The system configuration is latched from
Port0 and ALE, RD and R/W pins are driven to their
inactive level. The MCU starts program execution
from memory location 00'0000h in code segment 0.
This starting location will typically point to the gen-
eral initialization routine. Timing of asynchronous
reset sequence are summarized in Figure 9.
Note:
1. RSTIN rising edge to internal latch of Port0 is 3CPU clock cycles (6 TCL) if the PLL is bypassed and the prescaler is on
(f
CPU
= f
XTAL
/ 2), else it is 4 CPU clock cycles (8 TCL).
Table 21 :
Reset event definition
Reset Source
Short-cut
Conditions
Power-on reset
Long Hardware reset (synchronous & asynchronous)
Short Hardware reset (synchronous reset)
Watchdog Timer reset
Software reset
PONR
LHWR
SHWR
WDTR
SWR
Power-on
t
RSTIN
> 1032 TCL
4 TCL < t
RSTIN
< 1032 TCL
WDT overflow
SRST execution
6 or 8 TCL
1
CPU Clock
RSTIN
Asynchronous
Reset Condition
V
PP
RSTOUT
ALE
Port0
Reset Configuration
INST #1
Internal
Reset
Signal
Latching point of Port0
for system start-up
configuration
相關PDF資料
PDF描述
DAV-SB100 Ensemble Home Cinema
DB-3 EMI Filter; Filter Type:Standard; Current Rating:20A; Voltage Rating:250V; Depth:151mm; Height:35mm; Series:MB; Weight:530g; Width:52mm RoHS Compliant: Yes
DB-CE110 EMI Filter; Filter Type:Standard; Current Rating:36A; Voltage Rating:250V; Depth:151mm; Height:35mm; Series:MB; Weight:660g; Width:67mm RoHS Compliant: Yes
DB1000
DB1001
相關代理商/技術參數
參數描述
DATAVS1-08-DC-K 制造商:IDEC Corporation 功能描述:Sensor, Vision, Compact Image Based Control Unit w/ 3.5 In. Color Configurator
DATAVS2-06-DE-AOR 制造商:IDEC Corporation 功能描述:Smart Vision Sensor, Advance object recognition, 6mm lens
DATAVS2-06-DE-OBJ 制造商:IDEC Corporation 功能描述:Vision sensor, 6mm lens, ethernet conn., object recognition
DATAVS2-08-DE-AOR 制造商:IDEC Corporation 功能描述:Sensor, Vision, Compact Image Based Control Unit, P.C. Config., Adv'd Obj. Recog
DATAVS2-08-DE-OBJ 制造商:IDEC Corporation 功能描述:Sensor, Vision, Compact Image Based Control Unit, P.C. Configured, Object Recog. 制造商:IDEC Corporation 功能描述:Vision sensors 8mm lens