- 您現在的位置：買賣IC網 > PDF目錄374135 > C5NPD0-DS QUAD BILATERAL SWITCH FOR TRANSMISSION OR MULTIPLEXING OF ANALOG OR DIGITAL SIGNALS PDF資料下載
參數資料
| 型號： | C5NPD0-DS |
| 英文描述： | QUAD BILATERAL SWITCH FOR TRANSMISSION OR MULTIPLEXING OF ANALOG OR DIGITAL SIGNALS |
| 中文描述： | 的C - 5網絡處理器的數據資料硅修訂D0 |
| 文件頁數： | 16/100頁 |
| 文件大小： | 2163K |
| 代理商： | C5NPD0-DS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
16
C5NPD0-DS/D REV 04
MOTOROLA GENERAL BUSINESS INFORMATION
August 8, 2000
Operating temperatiure range added.
Power sequencing diagram updated.
BMU timing diagram updated.
TLU timing diagram updated.
QMU timing diagram updated.
54
56
75
77
78
March 26, 2001
Chapter 1 contains the following revisions:
Fabric Processor Interface Frequency changed from 100
MHz to 110 MHz thruoughout.
TLU interface memory was incorrectly noted at 64 MBytes.
Changed to 32 MBytes.
The maximum amount of memory supported by the TLU is
32MBytes in four banks.
Chapter 2 contains the following revisions:
Buffer Management Unit (BMU) has 161 pins
Added Figure 5. PROM Interface Timing Outline
Added Figure 7. Observe-Only Cell
Added Figure 8. Cell Design That Can Be Used for Both
Input and Output Pins
PROM Interface Timing Outline added.
Numerous changes in tables 17, 18 and 19
Data lines incorrectly noted at 128. The useful
configuration is 139 data lines and all 12 address lines.
The TLU SRAM interface was incorrectly noted at 64
MBytes. Changed to 32 MBytes.
Chapter 3 contains the following revisions:
Table 40, Gigabit Ethernet (TBI) Timing Description, Tcgr
min value of -1.0 removed.
Figure 16, OC 12 Clock Duty Cycle was added
Tc12d added to Table 42
Figure 17, Executive Processor PCI Timing Diagram PGNTX
is only an input. PGNTX Output removed.
Tpgo, Tpgz, Tpgv removed from Table 43.
Chapter 4 contains the following revisions:
Mechanical specs changed.
Thru-out
18
19
21
37
57
36
39, 40
41
42
71
73
73
74
75
Table 2
C-5 Network Processor Data Sheet Revision History
REVISION DATE
CHANGE
PAGE NO.
F
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| C60-20 | QUAD 2-input NAND Schmidt trigger |
| C60-30 | 8-STAGE SHIFT-AND-STORE BUS REGISTER |
| C60-40 | 8-STAGE SHIFT-AND-STORE BUS REGISTER |
| C6001 | TRIPLE 3 INPUTAND GATES |
| C6006AZ | 4 BIT D TYPE REGISTERS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| C5NP-PB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-5 Network Processor Fact Sheet |
| C5P-0 | 制造商:Wieland Electric Inc 功能描述: |
| C5P0108N-R10 | 制造商:ELECTROSWITCH ELECTRONIC PRODUCTS 功能描述: |
| C5P0112N-A | 功能描述:旋鈕開關 02-12POS/1P/1SECTION RoHS:否 制造商:C&K Components 位置數量:5 卡片組數量: 每卡片組極數:2 電流額定值:250 mA 電壓額定值:125 V 指數角: 觸點類型: 觸點形式:DPST 端接類型:Solder 安裝類型:Panel 觸點電鍍:Silver |
| C5P0112N-RA | 功能描述:SWITCH ROTARY SP-12POS ENCLOSED RoHS:是 類別:開關 >> 旋轉 系列:C5 RoHS指令信息:435123-1 Statement of Compliance 產品目錄繪圖:Rotary Switch 特色產品:TE Connectivity Switches 3D 型號:435123-1.pdf 標準包裝:1 系列:6000 位置數:10 層數:1 每層電極數:- 每層電路:BCD 觸點額定電壓:0.125A @ 115VAC 觸動器類型:旋鈕 安裝類型:PCB，通孔 端接類型:PC 引腳 方向:垂直 擺角:36° 產品目錄頁面:2570 (CN2011-ZH PDF) 其它名稱:435123-1-ND450-1183A26201A26201-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。