參數(shù)資料
型號: ATA6285N-PNPW
廠商: ATMEL CORP
元件分類: 通信及網(wǎng)絡(luò)
英文描述: SPECIALTY TELECOM CIRCUIT, QCC32
封裝: 5 X 5MM, QFN-32
文件頁數(shù): 79/121頁
文件大?。?/td> 9917K
代理商: ATA6285N-PNPW
60
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. CLK
I/O,
SLEEP, and PUD are common to all ports. All other signals are unique for each pin.
Table 3-21, summarizes the function of the overriding signals. The pin and port indexes are not
shown in the succeeding tables. The overriding signals are generated internally in the modules
having the alternate function.
The following subsections shortly describe the alternate functions for each port, and relate the
overriding signals to the alternate function. Refer to the alternate function description for further
details.
Table 3-21.
Generic Description of Overriding Signals for Alternate Functions
Signal
Name
Full Name
Description
PUOE
Pull-up Override
Enable
If this signal is set, the pull-up enable is controlled by the PUOV
signal. If this signal is cleared, the pull-up is enabled when
{DDxn, PORTxn, PUD} = 0b010.
PUOV
Pull-up Override Value
If PUOE is set, the pull-up is enabled/disabled when PUOV is
set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD
Register bits.
DDOE
Data Direction
Override Enable
If this signal is set, the Output Driver Enable is controlled by the
DDOV signal. If this signal is cleared, the Output driver is enabled by
the DDxn Register bit.
DDOV
Data Direction
Override Value
If DDOE is set, the Output Driver is enabled/disabled when DDOV is
set/cleared, regardless of the setting of the DDxn Register bit.
PVOE
Port Value Override
Enable
If this signal is set and the Output Driver is enabled, the port value is
controlled by the PVOV signal. If PVOE is cleared, and the Output
Driver is enabled, the port Value is controlled by the PORTxn
Register bit.
PVOV
Port Value Override
Value
If PVOE is set, the port value is set to PVOV, regardless of the setting
of the PORTxn Register bit.
PTOE
Port Toggle Override
Enable
If PTOE is set, the PORTxn Register bit is inverted.
DIEOE
Digital Input Enable
Override Enable
If this bit is set, the Digital Input Enable is controlled by the DIEOV
signal. If this signal is cleared, the Digital Input Enable is determined
by MCU state (Normal mode, sleep mode).
DIEOV
Digital Input Enable
Override Value
If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is
set/cleared, regardless of the MCU state (Normal mode, sleep
mode).
DI
Digital Input
This is the Digital Input to alternate functions. In the figure, the signal
is connected to the output of the schmitt-trigger but before the
synchronizer. Unless the Digital Input is used as a clock source, the
module with the alternate function will use its own synchronizer.
AIO
Analog
Input/Output
This is the Analog Input/output to/from alternate functions. The signal
is connected directly to the pad, and can be used bi-directionally.
相關(guān)PDF資料
PDF描述
ATA6285N-PNQW SPECIALTY TELECOM CIRCUIT, QCC32
ATCB-B01-RM50 INTERCONNECTION DEVICE
ATEP-161100-SMA-P-01 INTERCONNECTION DEVICE
ATH15T05-9S 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE
ATO2815T 3-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATA6285N-PNQW 功能描述:射頻微控制器 - MCU IC LF, Cap. Sens. Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風(fēng)格:SMD/SMT 封裝:Tube
ATA6285-PNPW 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6285-PNQW 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286C-PNPW 制造商:Atmel Corporation 功能描述:IC CTLR/XMITTER 433MHZ 32QFN 制造商:Atmel Corporation 功能描述:Active RFID AVR-uC, 125kHz + 433MHz