參數(shù)資料
型號: ATA6285N-PNPW
廠商: ATMEL CORP
元件分類: 通信及網(wǎng)絡(luò)
英文描述: SPECIALTY TELECOM CIRCUIT, QCC32
封裝: 5 X 5MM, QFN-32
文件頁數(shù): 43/121頁
文件大?。?/td> 9917K
代理商: ATA6285N-PNPW
28
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.7
Clock Generation
3.7.1
Clock Module
The ATA6289 contains a clock module with two internal oscillator types:
FRC: Fast running, programmable, and calibrated RC-oscillator (1MHz/4MHz ±10%)
SRC: Slowly running and calibrated RC-oscillator (90kHz ±10%)
PC1/ECIN0- pin and PD4/ECIN1- pin can be used as input for two different external clocks and
PC1/CLKO-pin as output for the divided system clock. All of these oscillator types and external
input clocks can be selected to generate the system clock (CLK). A special feature of the clock
management is capability of switching between these different clock sources during run time.
This new feature has the advantage, that now the controller can start operation after wakeup
signal with the calibrated internal RC-oscillator and can switch to an external clock as system
clock. A synchronization stage avoids too short clock periods if the clock source or the clock
speed is changed. If an external input clock is selected, a supervisor circuit monitors the external
input and switches automatically to an internal RC-oscillator clock if the external clock source
fails. The ECF-bit indicates the condition of the external input clock monitoring circuit in the
CMSR register. The corresponding monitoring interrupt is executed, if the accessory interrupt
enable bit is set.
In applications that do not require exact timing, it is possible to use the fully integrated RC-oscil-
lators. Both RC-oscillators center frequency tolerance can be calibrated by VCC = 3V/25°C
within ±1% accuracy. The SRC and the Timer0 can work together as a ultra low power Watch-
dog/Interval timer stage.
The clock module is programmable via software with the clock management control register
(CMCR) and the clock prescaler register (CLKPR). The required oscillator configuration can be
selected with the CMM[1..0] bits in the CMCR-register. A system clock prescaler contains a pro-
grammable 7-bit divider stage. This stage divide the system clock by setting the Clock Prescaler
Register (CLKPR), and allows the adjustment of the system clock speed (CLK) and additionally
also the timer clock speed (CLT). This can be used with all clock source options, and it will affect
the clock frequency of the CPU and all synchronous peripherals. CLK
I/O, CLKCPU, and CLKFlash
are divided by a factor as shown in Table 3-10 on page 37.
Figure 3-11. Clock Module Unit
SRC-Osc.(Callibrated)
External Clock
Stop
CMSR Register
Fuse option bits
Control
ECF
Stop
Clock Decoder
and
Monitoring
System Clock
Prescaler
FRC
CLK
CLT
SRC
PD4
(ECIN1)
CL
ECL
SRC
FRC-Osc.(Callibrated) Stop
PC0
(ECIN0)
PC1
(CLKO)
CMCR Register
CLKPR Register
相關(guān)PDF資料
PDF描述
ATA6285N-PNQW SPECIALTY TELECOM CIRCUIT, QCC32
ATCB-B01-RM50 INTERCONNECTION DEVICE
ATEP-161100-SMA-P-01 INTERCONNECTION DEVICE
ATH15T05-9S 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE
ATO2815T 3-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATA6285N-PNQW 功能描述:射頻微控制器 - MCU IC LF, Cap. Sens. Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風(fēng)格:SMD/SMT 封裝:Tube
ATA6285-PNPW 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6285-PNQW 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286C-PNPW 制造商:Atmel Corporation 功能描述:IC CTLR/XMITTER 433MHZ 32QFN 制造商:Atmel Corporation 功能描述:Active RFID AVR-uC, 125kHz + 433MHz