- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298840 > ATA6285N-PNPW (ATMEL CORP) SPECIALTY TELECOM CIRCUIT, QCC32 PDF資料下載
參數(shù)資料
| 型號： | ATA6285N-PNPW |
| 廠商： | ATMEL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, QCC32 |
| 封裝： | 5 X 5MM, QFN-32 |
| 文件頁數(shù)： | 66/121頁 |
| 文件大小： | 9917K |
| 代理商： | ATA6285N-PNPW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
49
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Note:
If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed,
interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed
in the Application section and Boot Lock bit BLB12 is programmed, interrupts are disabled while
executing from the Boot Loader section. Refer to Section 3.19 “Boot Loader Support -
Read-While-Write Self-Programming” on page 149 for details on Boot Lock bits.
Bit 0 - IVCE: Interrupt Vector Change Enable
The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by
hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable
interrupts, as explained in the IVSEL description above.
3.11
External Interrupts
The Ext e rnal I n terrupts ar e t r igger ed by t he I N T0 pin or INT1 pin or any of the
PCINT23..16,10..0 pins. Observe that, if enabled, the interrupts will trigger even if the INT0 or
INT1 or PCINT23..16,10..0 pins are configured as outputs. This feature provides a way of gener-
ating a software interrupt. The pin change interrupt PCI2 will trigger if any enabled PCINT23..16
pin toggles. The pin change interrupt PCI1 will trigger if any enabled PCINT10..8 pin toggles. Pin
change interrupt PCI0 will trigger if any enabled PCINT7..0 pin toggles. The PCMSK2, PCMSK1
and PCMSK0 Registers control which pins contribute to the pin change interrupts. Pin change
interrupts on PCINT23..16,10..0 are detected asynchronously. This implies that these interrupts
can be used for waking the part also from sleep modes other than Idle mode.
The INT0 or INT1 interrupts can be triggered by a falling or rising edge or a low level. This is set
up as indicated in the specification for the External Interrupt Control Register A - EICRA. When
the INT0 or INT1 interrupt is enabled and is configured as level triggered, the interrupt will trigger
as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT0 or
INT1 requires the presence of an I/O clock, described in Section 3.7.2 “Clock Systems and their
Distribution” on page 32. Low level interrupt on INT0 or INT1 is detected asynchronously. This
implies that this interrupt can be used for waking the part also from sleep modes other than Idle
mode. The I/O clock is halted in all sleep modes except Idle mode.
Note that if a level triggered interrupt is used for wake-up from Power-down, the required level
must be held long enough for the MCU to complete the wake-up to trigger the level interrupt. If
the level disappears before the end of the Start-up Time, the MCU will still wake up, but no inter-
rupt will be generated. The start-up time is defined by the SUT Fuses and CMM2..0 as described
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATA6285N-PNQW | SPECIALTY TELECOM CIRCUIT, QCC32 |
| ATCB-B01-RM50 | INTERCONNECTION DEVICE |
| ATEP-161100-SMA-P-01 | INTERCONNECTION DEVICE |
| ATH15T05-9S | 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE |
| ATO2815T | 3-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATA6285N-PNQW | 功能描述:射頻微控制器 - MCU IC LF, Cap. Sens. Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風(fēng)格:SMD/SMT 封裝:Tube |
| ATA6285-PNPW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6285-PNQW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6286 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6286C-PNPW | 制造商:Atmel Corporation 功能描述:IC CTLR/XMITTER 433MHZ 32QFN 制造商:Atmel Corporation 功能描述:Active RFID AVR-uC, 125kHz + 433MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。