參數(shù)資料
型號(hào): ATA6285N-PNPW
廠商: ATMEL CORP
元件分類(lèi): 通信及網(wǎng)絡(luò)
英文描述: SPECIALTY TELECOM CIRCUIT, QCC32
封裝: 5 X 5MM, QFN-32
文件頁(yè)數(shù): 12/121頁(yè)
文件大?。?/td> 9917K
代理商: ATA6285N-PNPW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
109
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.7.8
Timer3 Input Capture Register – T3ICR
The Input Capture Register is updated with the counter value (T3CNT) each time an event
occurs on the T3ICP pin, or Timer1 output clock CLK
T1, or Timer2 output clock CLKT2, or
LF-Receiver output LFDO, or after a software capture event is generated with the T3SCE bit.
The Input Capture Register is 16-bit in size. To ensure that both the high and low bytes are read
simultaneously when the CPU accesses these registers, the access is performed using an 8-bit
temporary High Byte Register (TEMP). This temporary register is shared by all the other 16-bit
3.13.7.9
Timer3 Compare Register A – T3CORA
The Compare Registers contain a 16-bit value that is continuously compared with the counter
value (T3CNT). A match can be used to generate a Compare interrupt, a counter reset, an out-
put clock CLK
T3 or to generate a waveform with the modulator on the external output pin (T3O).
3.13.7.10
Timer3 Compare Register B – T3CORB
The Compare Registers contain a 16-bit value that is compared continuously with the counter
value (T3CNT). A match can be used to generate an Compare interrupt, a counter reset, an out-
put clock CLK
T3 or to generate a waveform with the modulator on the external output pin (T3O).
The Compare Registers are 16-bit in size. To ensure that both the high and low bytes are written
simultaneously when the CPU writes to these registers, the access is performed using an 8-bit
temporary High Byte Register (TEMP). This temporary register is shared by all the other 16-bit
Bit
7
654
32
10
T3ICR [15..8]
T3ICRH
T3ICR [7..0]
T3ICRL
Read/Write
RR
RRR
RR
R
Initial Value
0
000
00
Bit
7
65432
10
T3CORAH [15..8]
T3CORAH
T3CORAL [7..0]
T3CORAL
Read/Write
R/W
Initial Value
0
00000
00
Bit
76
543
21
0
T3CORBH [15..8]
T3CORBH
T3CORBL [7..0]
T3CORBL
Read/Write
R/W
Initial Value
00
000
00
0
相關(guān)PDF資料
PDF描述
ATA6285N-PNQW SPECIALTY TELECOM CIRCUIT, QCC32
ATCB-B01-RM50 INTERCONNECTION DEVICE
ATEP-161100-SMA-P-01 INTERCONNECTION DEVICE
ATH15T05-9S 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE
ATO2815T 3-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATA6285N-PNQW 功能描述:射頻微控制器 - MCU IC LF, Cap. Sens. Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風(fēng)格:SMD/SMT 封裝:Tube
ATA6285-PNPW 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6285-PNQW 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:TPMS Control and Transmitter IC
ATA6286C-PNPW 制造商:Atmel Corporation 功能描述:IC CTLR/XMITTER 433MHZ 32QFN 制造商:Atmel Corporation 功能描述:Active RFID AVR-uC, 125kHz + 433MHz