- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298840 > ATA6285N-PNPW (ATMEL CORP) SPECIALTY TELECOM CIRCUIT, QCC32 PDF資料下載
參數(shù)資料
| 型號： | ATA6285N-PNPW |
| 廠商： | ATMEL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, QCC32 |
| 封裝： | 5 X 5MM, QFN-32 |
| 文件頁數(shù)： | 110/121頁 |
| 文件大?。?/td> | 9917K |
| 代理商： | ATA6285N-PNPW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當(dāng)前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
89
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.8
Timer2 Control Register B – T2CRB
Bits 7..1 - Res: Reserved Bits
These bits are reserved bits in the ATA6289 and will always read as zero.
Bit 0 - T2SCE: Timer2 Software Capture Enable Bit
The T2SCE bit must be written to logic one to generate a software capture event. The T2SCE bit
is cleared after the counter value is saved in the capture register. The Timer2 counter value is
readable via its capture register during run time.
3.13.5.9
Timer2 Modulator Data Register – T2MDR
The modulator Transmit Data Buffer Register and the modulator Receive Data Buffer Register
shares the same I/O address labeled as modulator Data Register or T2MDR. The Transmit Data
Buffer Register (TXB) will be the destination for the data written to the T2MDR Register location.
Reading the T2MDR Register location will return the contents of the Receive Data Buffer Regis-
ter (RXB).
3.13.5.10
Timer2 Input Capture Register – T2ICR
The Input Capture Register is updated with the counter value (T2CNT) each time an event
occurs on the T2ICP pin, or Timer1 output clock CLK
T1, or after a software capture event is gen-
erated with the T2SCE bit.
The Input Capture Register is a 16-bit register. To ensure that both the high and low bytes are
read simultaneously when the CPU accesses these registers, the access is performed using an
8-bit temporary High Byte Register (TEMP). This temporary register is shared by all 16-bit regis-
Bit
7
654
32
10
-
T2SCE
T2CRB
Read/Write
RR
R
R/W
Initial Value
0
000
00
Bit
76
54
32
10
T2MDR [7..0]
T2MDR (read)
T2MDR [7..0]
T2MDR (write)
Read/Write
R/W
Initial Value
00
Bit
76
54
32
10
T2ICRH [15..8]
T2ICRH
T2ICRL [7..0]
T2ICRL
Read/Write
RR
Initial Value
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATA6285N-PNQW | SPECIALTY TELECOM CIRCUIT, QCC32 |
| ATCB-B01-RM50 | INTERCONNECTION DEVICE |
| ATEP-161100-SMA-P-01 | INTERCONNECTION DEVICE |
| ATH15T05-9S | 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE |
| ATO2815T | 3-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATA6285N-PNQW | 功能描述:射頻微控制器 - MCU IC LF, Cap. Sens. Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風(fēng)格:SMD/SMT 封裝:Tube |
| ATA6285-PNPW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6285-PNQW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6286 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:TPMS Control and Transmitter IC |
| ATA6286C-PNPW | 制造商:Atmel Corporation 功能描述:IC CTLR/XMITTER 433MHZ 32QFN 制造商:Atmel Corporation 功能描述:Active RFID AVR-uC, 125kHz + 433MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。