
AD1801
–36–
REV. 0
DATA[7:0]
Only one byte of data may be written to the CIS RAM per cycle, and it must be MSB justified on the 16-bit DSP
data bus. Each CIS RAM address points to a single byte.
If in PnP Mode: The PnP Identifier must be written into the first nine bytes of the CIS RAM, i.e., addresses
0x000 to 0x008. Immediately after the PnP Identifier, the PnP Resource Data must be loaded. Resource Data may
use any number of the remaining 503 CIS RAM bytes. The first PnP Identifier byte must be written into the CIS
RAM within 1 ms after system reset (
RESET
pin) is deasserted. The remaining eight PnP Identifier bytes must be
loaded at a rate of one every 2 ms or faster. Resource Data may be written into the CIS RAM at any rate. All
bytes, whether PnP Identifier or Resource Data, must be written into CIS RAM consecutively, and in a single
pass.
If In PCMCIA Mode: Writes of tuples may be at any rate and in any order. Once the CIS RAM is configured, the
RDY bit in register DC must be set to “1” to indicate CIS RAM load completion. After setting the RDY bit to
“1,” further writes to CIS RAM must not occur.
Mnemonic: DC
Access: Read/Write
DSP Control
Address: 0x200
5
1
a
t
a
D
4
1
a
t
a
D
3
1
a
t
a
D
2
1
a
t
a
D
1
1
a
t
a
D
0
1
a
t
a
D
9
a
t
a
D
8
a
t
a
D
X
I
P
S
D
X
I
G
N
R
Q
R
I
C
P
s
e
r
S
A
P
Y
B
Y
D
R
W
B
D
1
P
F
W
B
D
2
P
F
7
a
t
a
D
6
a
t
a
D
5
a
t
a
D
4
a
t
a
D
3
a
t
a
D
2
a
t
a
D
1
a
t
a
D
0
a
t
a
D
E
D
O
M
P
T
R
O
P
S
P
N
A
H
C
P
S
A
1
0
O
I
T
I
A
W
B
S
M
R
D
P
N
R
D
P
D
P
DSPIX
Alternate DSP access for PC I/O mapped register bits. Reading this bit returns the state of the DSPI bit in the PC
I/O memory mapped register PCS. Writing this bit is identical to writing the DSPIA bit in the PC I/O memory
mapped register PCC.
Alternate DSP access for PC I/O mapped register bits. Reading this bit returns the state of the RNGI bit in the
PC I/O memory mapped register PCS. Writing this bit is identical to writing the RNGIA bit in the PC I/O
memory mapped register PCC.
PC Interrupt Request. If in ISA or PCMCIA mode, writing a “1” to this bit sets the DSPI (host PC interrupt
request from DSP) bit in the PC mapped I/O register PCS. In ISA mode, an interrupt to the host PC is asserted if
DSPI is set to “1,” provided DSP interrupts to the host are enabled (see bit DSPIE in PC I/O mapped register
PCC). In PCMCIA mode, DSPI itself does not cause a host interrupt, but can be monitored to distinguish be-
tween DSP and RING Pin interrupts to the host PC. When in PCMCIA mode, writing a “1” to PCIRQ sets
CSR0 Bit 0 to a “1,” in addition to setting DSPI. If CSR0 Bit 0 is set to “1,” an interrupt to the host PC is as-
serted, provided DSP interrupts to the host are enabled (see COR0 bit 2) and the function is enabled (see COR0).
PnP Bypass. Used in ISA mode only and ignored in PCMCIA mode. When this bit is set to “0,” the PNP_
STD
pin determines whether the AD1801 is in PnP or non-PnP mode. When set to “1,” the PNP_
STD
pin is ignored,
and the AD1801 is always in non-PnP mode. When in non-PnP mode, the BA and IRQ registers must be written
to select base address and IRQ.
0 = PNP_
STD
Pin Selects Mode
1 = PNP_
STD
Pin Ignored, Non-PnP Mode Forced
CIS Memory Initialized Indicator. Used in PCMCIA mode only and ignored in ISA mode. This bit should be
changed from its reset default of “0” to “1” by the DSP once the DSP has completely initialized the CIS RAM.
When set to “1,” the
IREQ
pin, which serves as the PCMCIA READY pin at startup, is released from its reset
default of LO and driven HI. This indicates to the PCMCIA host bus adapter that the AD1801 has completed
self-initialization and is ready to be accessed.
PCMCIA Function Port 1 Data Bus Width Identifier. Used in PCMCIA mode only and ignored in ISA mode.
This bit must be written by the DSP before the AD1801 indicates it is ready to proceed with configuration at
startup, i.e., before or coincident with the RDY bit in this register being written to a “1.” It is used to define the
behavior of the
IOCS16
pin when function port 1 is read.
0 = PCMCIA Function Port 1 is 8 bits
1 = PCMCIA Function Port 1 is 16 bits
PCMCIA Function Port 2 Data Bus Width Identifier. Used in PCMCIA mode only and ignored in ISA mode.
This bit must be written by the DSP before the AD1801 indicates it is ready to proceed with configuration at
startup, i.e., before or coincident with the RDY bit in this register being written to a “1.” It is used to define the
behavior of the
IOCS16
pin when function port 2 is read.
0 = PCMCIA Function Port 2 is 8 bits
1 = PCMCIA Function Port 2 is 16 bits
RNGIX
PCIRQ
BYPAS
RDY
FP1DBW
FP2DBW