- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC196LX 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | 8XC196LX |
| 英文描述： | 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual |
| 中文描述： | 8XC196Lx - 8XC196Lx補(bǔ)編8X196Kx。 8X196Jx。 87C196CA用戶手冊(cè) |
| 文件頁(yè)數(shù)： | 71/136頁(yè) |
| 文件大?。?/td> | 659K |
| 代理商： | 8XC196LX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
8-5
J1850 COMMUNICATIONS CONTROLLER
8.3.1.2
Bus Contention
Bus contention arises when multiple nodes attempt to access and transmit message frames across
the J1850 bus simultaneously. This creates a conflict on the bus. The recognition of conflicting
symbols or bits on the bus is referred to as
contention detection
. For example, if a node observes
a difference between a symbol it transmits to the J1850 bus and the symbol that it detects on the
bus, that node has detected contention to the transmission of its message frame. Only one message
frame from one node vying for the bus wins arbitration on each symbol or bit of its frame. This
winning message frame does not experience or detect contention. The message frames that were
not awarded arbitration will experience contention.
8.3.1.3
Bit Arbitration
A
bit arbitration
scheme is used to resolve such conflicts as bus contention. The J1850 protocol
uses the carrier sense multiple access (CSMA) bit arbitration scheme. Bit arbitration is the pro-
cess of settling conflicts that occur when multiple nodes attempt to transmit one bit or symbol at
a time across a single bus. A symbol is simply a timing-level formatted bit. By definition, a node
that detects contention has lost arbitration and will discontinue transmitting any further symbols
remaining in its message frame. Remaining nodes vying for the bus will continue to send their
symbols until the next instance of contention is detected or arbitration is awarded. This process
continues until a complete message frame from one node has been transmitted. For details on this
arbitration scheme, refer to the
“Bit Arbitration Example” on page 8-7.
8.3.1.4
Error Detection
The J1850 controller’s error detection logic monitors the bus for four error conditions, and sets
the J1850BE interrupt pending bit in the J_STAT register if an error occurs. The following list
describes each error type:
CRC error — the calculated CRC checksum received on incoming messages has a value
other than C4H (the expected value for all received message frames).
bus symbol timing error — the symbol stream on the J1850 bus contains an invalid symbol.
An invalid symbol is any signal that is between 8 μs and 34 μs in duration.
incomplete byte error — an EOD/EOF symbol occurred,but was not on a byte boundary;
the number of bits recieved was not a multiple of eight.
no echo — the message is transmitted; however, the transmission’s echo back through the
feedback loop to the receiver has not been detected within the allowable 60 μs window.
8.3.2
Symbol Synchronization and Timing Circuitry
The symbol synchronization and timing (SST) circuitry consists of a clock prescaler, digital filter,
delay compensation circuitry, and synchronization and symbol encoding/decoding circuitry. The
SST supports Huntzicker encoding of symbols, which entails 10.4 Kb/s variable pulse-width
(VPW) operation for valid edge detection on message receptions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC51FA | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FC | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51RD | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC80C32 | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FB | Low power single card reader |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC196MC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MH | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER |
| 8XC196NP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS 16-BIT MICROCONTROLLER |
| 8XC196NT | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。