- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC196LX 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual PDF資料下載
參數(shù)資料
| 型號： | 8XC196LX |
| 英文描述： | 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual |
| 中文描述： | 8XC196Lx - 8XC196Lx補(bǔ)編8X196Kx。 8X196Jx。 87C196CA用戶手冊 |
| 文件頁數(shù)： | 49/136頁 |
| 文件大?。?/td> | 659K |
| 代理商： | 8XC196LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
5-5
I/O PORTS
in using this pin. Be certain that your system meets the V
IH
specifications during reset to
prevent inadvertent entry into ONCE mode or a test mode.
3.
Following reset, P2.7/CLKOUT carries the strongly driven CLKOUT signal. It is not held
low. When P2.7/CLKOUT is configured as CLKOUT, it is always a complementary
output.
5.3
INTERNAL STRUCTURE FOR PORTS 3 AND 4 (ADDRESS/DATA BUS)
Figure 5-2 shows the logic of ports 3 and 4. Consult the datasheet for specifications on the amount
of current ports 3 and 4 can source and sink.
During reset, the active-low level of RESET# turns off Q1 and Q2 and turns on transistor Q4,
which weakly holds the pin low. Resistor R1 provides ESD protection for the pin. During normal
operation, the device controls the port through BUS CONTROL SELECT, an internal control sig-
nal.
When the device needs to access external memory, it clears BUS CONTROL SELECT, selecting
ADDRESS/DATA as the input to the multiplexer. ADDRESS/DATA then drives Q1 and Q2 as
complementary outputs.
When external memory access is
not
required, the device sets BUS CONTROL SELECT, select-
ing P
x
_REG as the input to the multiplexer. P
x
_REG then drives Q1 and Q2. If P34_DRV is set,
Q1 and Q2 are driven as complementary outputs. If P34_DRV is cleared, Q1 is disabled and Q2
is driven as an open-drain output requiring an external pull-up resistor. With the open-drain con-
figuration (BUS CONTROL SELECT set and P34_DRV cleared) and P
x
_REG set, the pin can
be used as an input. The signal on the pin is latched in the P
x
_PIN register. The pins can be read,
making it easy to see which pins are driven low by the device and which are driven high by ex-
ternal drivers while in open-drain mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC51FA | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FC | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51RD | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC80C32 | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FB | Low power single card reader |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC196MC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MH | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER |
| 8XC196NP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS 16-BIT MICROCONTROLLER |
| 8XC196NT | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。