參數(shù)資料
型號： 8XC196LX
英文描述： 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual
中文描述： 8XC196Lx - 8XC196Lx補編8X196Kx。 8X196Jx。 87C196CA用戶手冊
文件頁數(shù)： 70/136頁
文件大?。?/td> 659K
代理商： 8XC196LX
8XC196LXSUPPLEMENT
8-4
8.3
J1850 CONTROLLER OPERATION
This section describes the control state machine (which contains the cyclic redundancy check
generator) and the symbol synchronization and timing circuitry for J1850 transmissions and re-
ceptions.
8.3.1
Control State Machine
The control state machine (CSM) represents the engine of the digital circuitry portion of the
J1850 communications controller. The CSM handles all message framing for standard and in-
frame response (IFR) messaging, data validation, bus contention, bit arbitration, and error detec-
tion.
8.3.1.1
Cyclic Redundancy Check Generator
The
cyclic redundancy check (CRC)
generator circuitry calculates and checks the CRC byte gen-
erated for both transmitted and received standard messages as specified by
SAE J1850
protocol
specification for class B in-vehicle networks. The CRC calculation is a code byte of information
that verifies the proper reception or transmission of your message. The calculated CRC code byte
is always appended as the last byte of your transmitted message. On reception, the calculated
CRC checksum byte always results in a value of C4H for valid messages. An invalid CRC check-
sum during reception signals the presence of an error in your incoming message, which immedi-
ately sets the J1850 bus error (J1850BE) bit in the J_STAT register (Figure 8-19 on page 8-21).
INT_MASK
0008H
Interrupt Mask
Bits 6 and 7 in this register enable and disable the J1850 receive
and transmit interrupt requests, respectively.
INT_MASK1
0013H
Interrupt Mask 1
Bit 0 in this register enables and disables the J1850 bus error
interrupt request.
INT_PEND
0009H
Interrupt Pending
Bits 6 and 7 in this register, when set, indicate pending J1850
receive and transmit interrupt requests, respectively.
INT_PEND1
0012H
Interrupt Pending 1
Bit 0 in this register, when set, indicates a pending J1850 bus
error interrupt request.
PTSSEL
0004H
PTS Select
Bits 6, 7, and 8 of this word register select either a PTS service
request or a standard interrupt service request for J1850TX,
J1850RX, and J1850ST interrupts, respectively.
PTSSRV
0006H
PTS Service
Bits 6, 7, and 8 of this word register are set by hardware to
request an end-of-PTS interrupt for the J1850.
Table 8-2. Control and Status Registers (Continued)
Mnemonic
Address
Description
相關PDF資料
PDF描述
8XC51FA 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51FC 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51RD 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC80C32 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51FB Low power single card reader
相關代理商/技術參數(shù)
參數(shù)描述
8XC196MC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER
8XC196MD 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER
8XC196MH 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER
8XC196NP 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS 16-BIT MICROCONTROLLER
8XC196NT 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*