參數(shù)資料
型號(hào): 8XC196LX
英文描述: 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User's Manual
中文描述: 8XC196Lx - 8XC196Lx補(bǔ)編8X196Kx。 8X196Jx。 87C196CA用戶手冊(cè)
文件頁(yè)數(shù): 128/136頁(yè)
文件大?。?/td> 659K
代理商: 8XC196LX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)當(dāng)前第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
8XC196LXSUPPLEMENT
Glossary-8
prioritized interrupt
NMI, stack overflow, or any
maskable interrupt
. Two
of the
nonmaskable interrupts
(unimplemented
opcode and software trap) are not prioritized; they
vector directly to the
interrupt service routine
when
executed.
program memory
A partition of memory where instructions can be
stored for fetching and execution.
protected instruction
An instruction that prevents an interrupt from being
acknowledged until after the next instruction
executes. The protected instructions are DI, EI,
DPTS, EPTS, POPA, POPF, PUSHA, and PUSHF.
PSW
Processor status word. The high byte of the PSW is
the status byte, which contains one bit that globally
enables or disables servicing of all maskable
interrupts, one bit that enables or disables the
PTS
,
and six Boolean flags that reflect the state of the
current program. The low byte of the PSW is the
INT_MASK register. A PUSHA or POPA instruction
saves or restores both bytes (PSW + INT_MASK); a
PUSHF or POPF saves or restores only the PSW.
PTS
Peripheral transaction server. The microcoded
hardware interrupt processor.
PTSCB
See
PTS control block
.
PTS control block
A block of data required for each
PTS interrupt
. The
microcode executes the proper
PTS routine
based on
the contents of the PTS control block.
PTS cycle
The microcoded response to a
single
PTS interrupt
request.
PTS interrupt
Any
maskable interrupt
that is assigned to the
PTS
for
interrupt processing.
PTS mode
A microcoded response that enables the
PTS
to
complete a specific task quickly.
PTS routine
The entire microcoded response to multiple PTS
interrupt requests. The PTS routine is controlled by
the contents of the
PTS control block
.
PTS transfer
The movement of a single byte or word from the
source memory location to the destination memory
location.
相關(guān)PDF資料
PDF描述
8XC51FA 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51FC 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51RD 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC80C32 8-bit CMOS (low voltage, low power and high speed) microcontroller families
8XC51FB Low power single card reader
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
8XC196MC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER
8XC196MD 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER
8XC196MH 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER
8XC196NP 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS 16-BIT MICROCONTROLLER
8XC196NT 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE