- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC196LX 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | 8XC196LX |
| 英文描述： | 8XC196Lx - 8XC196Lx Supplement to 8X196Kx. 8X196Jx. 87C196CA User＇s Manual |
| 中文描述： | 8XC196Lx - 8XC196Lx補(bǔ)編8X196Kx。 8X196Jx。 87C196CA用戶手冊(cè) |
| 文件頁數(shù)： | 55/136頁 |
| 文件大小： | 659K |
| 代理商： | 8XC196LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
6-3
SYNCHRONOUS SERIAL I/O PORT
For transmissions, SSIO1_CLK determines whether the SSIO shifts out data bits on rising or fall-
ing clock edges. For receptions, SSIO1_CLK determines whether the SSIO samples data bits on
the rising or falling clock edges.
2
CONPND
Master Contention Interrupt Pending
For channel-select master operations, the SSIO sets this bit when the
CHS# pin is externally activated. In a system with multiple masters, an
external master activates the CHS# signal to request control of the serial
clock.
This bit is valid for channel-select master operations and ignored for all
other operations.
1
PHAS
Phase and Polarity Select
For normal transfers, these bits determine the idle state of the serial
clock and select the serial clock signal edge that the SSIO samples
incoming data bits or shifts out outgoing data bits.
For transmissions
PHAS
POLS
0
0
low idle state; shift on falling edges
0
1
high idle state; shift on rising edges
1
0
low idle state; shift on rising edges
1
1
high idle state; shift on falling edges
For receptions
PHAS
POLS
0
0
low idle state; sample on rising edges
0
1
high idle state; sample on falling edges
1
0
low idle state; sample on falling edges
1
1
high idle state; sample on rising edges
These bits are ignored for duplex and channel-select modes; these
modes use SC0 as the common clock signal. The SSIO0_CLK register
contains the phase and polarity select bits for the SC0 clock signal.
These bits are also ignored for handshaking transfers. Use SSIO1_ CON
to select the type of data transfer (normal or handshaking) for channel 1.
0
POLS
SSIO1_CLK (Continued)
Address:
Reset State:
1FB7H
00H
The SSIO 1 clock (SSIO1_CLK) register selects the SSIO mode of operation (standard, duplex, or
channel-select), enables the channel-select master contention interrupt request, and selects the
phase and polarity for the serial clock (SC1) for channel 1.
7
0
—
—
CHS
DUP
CONINT
CONPND
PHAS
POLS
Bit
Number
Bit
Mnemonic
Function
Figure 6-2. SSIO 1 Clock (SSIO1_CLK) Register (Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC51FA | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FC | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51RD | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC80C32 | 8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FB | Low power single card reader |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC196MC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INDUSTRIAL MOTOR CONTROL MICROCONTROLLER |
| 8XC196MH | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER |
| 8XC196NP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS 16-BIT MICROCONTROLLER |
| 8XC196NT | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。