![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_14.png)
IDT Table of Contents
79RC32438 User Reference Manual
viii
November 4, 2002
Notes
DMA Interface..........................................................................................................................11-12
Ethernet Input DMA Operations.....................................................................................11-12
Ethernet Output DMA Operations..................................................................................11-14
Ethernet Statistics....................................................................................................................11-16
Ethernet Receive Byte Count Register ..........................................................................11-17
Ethernet Receive Packet Count Register.......................................................................11-17
Ethernet Receive Undersized Packet Count Register....................................................11-17
Ethernet Receive Fragment Count Register..................................................................11-18
Ethernet Transmit Byte Count Register..........................................................................11-18
PAUSE Control Frames...........................................................................................................11-19
Ethernet Generate Pause Frame Register.....................................................................11-19
Ethernet Pause Frame Status Register .........................................................................11-20
Ethernet Control Frame Station Address 0 Register......................................................11-20
Ethernet Control Frame Station Address 1 Register......................................................11-21
Ethernet Control Frame Station Address 2 Register......................................................11-21
Ethernet Medium Access Controller (MAC).............................................................................11-22
Ethernet MAC Configuration Register #1.......................................................................11-22
Ethernet MAC Configuration Register #2.......................................................................11-23
Ethernet Back-to-Back Inter-Packet Gap Register.........................................................11-27
Ethernet Non Back-to-Back Inter-Packet Gap Register.................................................11-27
Ethernet Collision Window and Retry Register..............................................................11-28
Ethernet Maximum Frame Length Register...................................................................11-29
Ethernet MAC Test Register...........................................................................................11-29
Ethernet MII Management Interface........................................................................................11-30
MII Management Configuration Register........................................................................11-30
MII Management Command Register............................................................................11-31
MII Management Address Register................................................................................11-32
MII Management Write Data Register............................................................................11-32
MII Management Read Data Register............................................................................11-33
MII Management Indicators Register.............................................................................11-33
Ethernet Clock Prescalar.........................................................................................................11-34
Programming Example............................................................................................................11-34
12 General Purpose I/O
Controller
Introduction................................................................................................................................12-1
Functional Overview..................................................................................................................12-1
Theory of Operation...................................................................................................................12-2
GPIO Pin Configured As Input.........................................................................................12-2
GPIO Pin Configured As Output ......................................................................................12-3
GPIO Pin Configured As an Alternate Function...............................................................12-3
GPIO Pins As Interrupt Sources ......................................................................................12-3
GPIO Pins As Non-maskable Interrupt Sources..............................................................12-3
General Purpose I/O Register Description ................................................................................12-4
GPIO Function Register...................................................................................................12-4
GPIO Configuration Register ...........................................................................................12-4
GPIO Data Register.........................................................................................................12-5
GPIO Interrupt Level Register..........................................................................................12-5
GPIO Interrupt Status Register........................................................................................12-5