- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368876 > 24888 Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet PDF資料下載
參數(shù)資料
| 型號： | 24888 |
| 英文描述： | Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet |
| 中文描述： | 初步的AMD - 8151 HyperTransport的AGP3.0圖形隧道數(shù)據(jù)表 |
| 文件頁數(shù)： | 30/45頁 |
| 文件大?。?/td> | 755K |
| 代理商： | 24888 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
24888 Rev 3.02 - June 17, 2003
AMD-8151
TM
AGP Tunnel Data Sheet
30
5.3
AGP Bridge Configuration Registers
These registers are located in PCI configuration space, in the second device (device B), function 0. See section
5.1.2 for a description of the register naming convention.
AGP Bridge Vendor And Device ID Register
DevB:0x00
Default: 7455 1022h
Bits
Description
31:16
AGP bridge device ID
. Bits[31:20] are read only; bits[19:16] are write-once. When the LSBs are left
at the default value, some operating systems may load a generic graphics driver. System BIOS should
program the LSBs to 6h in order to circumvent the loading of such a driver.
15:0
Vendor ID
. Read only.
Attribute: See below.
AGP Bridge Status And Command Register
DevB:0x04
Default: 0220 0000h
Bits
Description
31:9
Read only. These bits are fixed in their default state.
8
SERREN: SERR# enable.
Read-write. This bit controls no hardware.
7:3
Special cycle enable.
Read only. This bit is hardwired low.
2
MASEN: PCI master enable.
Read-write. 1=Enables the AGP bus master to initiate PCI cycles to
the host.
1
MEMEN: memory enable.
Read-write. 1=Enables access to the AGP bus memory space.
0
IOEN: IO enable.
Read-write. 1=Enables access to the AGP bus IO space.
Attribute: See below.
AGP Bridge Revision and Class Code Register
DevB:0x08
Default: 0604 00h
Bits
Description
31:8
CLASSCODE.
7:0
REVISION.
Attribute: Read only.
AGP Bridge BIST-Header-Latency-Cache Register
DevB:0x0C
Default: 0001 0000h
Bits
Description
31:24
BIST.
Read only. These bits fixed at their default values.
23:16
HEADER.
Read only. These bits fixed at their default values.
Attribute: See below.
相關PDF資料 |
PDF描述 |
|---|---|
| 249-151 | BEZEICHNUNGSKARTEN 1 BIS 16 |
| 249-152 | BEZEICHNUNGSKARTEN 17 BIS 32 |
| 249-161 | BEZEICHNUNGSSTREIFEN 1 16 |
| 249-162 | BEZEICHNUNGSSTREIFEN RASTER5 17 32 |
| 24919 | Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 248-8886-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8886-007 / 248-8886-007 / D Sub |
| 248-8887-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8887-007 / 248-8887-007 / D Sub |
| 248-8888-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8888-007 / 248-8888-007 / D Sub |
| 248-8889-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8889-007 / 248-8889-007 / D Sub |
| 248-8890-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8890-007 / 248-8890-007 / D SUB |
發(fā)布緊急采購，3分鐘左右您將得到回復。