參數(shù)資料
型號: 24888
英文描述: Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet
中文描述: 初步的AMD - 8151 HyperTransport的AGP3.0圖形隧道數(shù)據(jù)表
文件頁數(shù): 19/45頁
文件大?。?/td> 755K
代理商: 24888
24888 Rev 3.02 - June 17, 2003
AMD-8151
TM
AGP Tunnel Data Sheet
19
AGP PHY Control Register
DevA:0x[54, 50]
These registers apply to the compensation values of AGP clock-forwarded data and strobe signals as follows:
DevA:0x50: data signals A_AD[31:0], A_CBE_L[3:0], A_DBI[H, L], and A_SBA[7:0].
DevA:0x54: strobe signals A_ADSTB[1:0]_[P, N] and A_SBSTB_[P, N].
NCTL, NDATA, and NCOMP are related to (1) the falling edge drive strength of the signals as outputs and (2)
the impedance of the signals as inputs. PCTL, PDATA, and PCOMP are related to the rising edge drive
strength of the signals as outputs only. For the [N, P]DATA and [N, P]COMP fields of these registers, 00h cor-
responds to the weakest drive strength and the highest receive impedance. For the [N, P]DATA and [N,
P]COMP fields of these registers, the highest values corresponds to the strongest drive strength and lowest
receive impedance.
External compensation resistors are used by the IC to determine the proper drive strength values. The resistors
correlate the calculated values as follows:
A_CALD is used to calculate DevA:0x50[PCOMP] (data signal rising edge drive strength).
A_CALD# is used to calculate DevA:0x50[NCOMP] (data signal falling edge drive strength and receive
impedance).
A_CALS is used to calculate DevA:0x54[PCOMP] (strobe rising edge drive strength).
A_CALS# is used to calculate DevA:0x54[NCOMP] (strobe falling edge drive strength and receive imped-
ance).
Note: when new values are written to these registers, new compensation values are not updated to the AGP
PHY automatically; the periodic calibration cycle specified by DevA:0xA8[PCALCYC] must pass in order for
the AGP PHY calibration values to take effect.
Default: 000 000h
Bits
Description
31:30
NCTL: AGP PHY N (falling edge) compensation control.
Read-write. These two bits combine to
specify the PHY falling edge compensation value that is applied to AGP signals as follows:
Attribute: See below.
NCTL
00b
01b
10b
Description
Apply NCOMP directly as the compensation value.
Apply NDATA directly as the compensation value.
Apply the sum of NCOMP and NDATA as the compensation value. If the sum
exceeds 3Fh, then 3Fh is applied.
Apply the difference of NCOMP minus NDATA as the compensation value. If the dif-
ference is less than 00h, then 00h is applied.
11b
29:28 Reserved.
27:22
NDATA: AGP falling edge drive strength control.
Read-write. This value is applied to the falling-
edge (N transistor) PHY compensation as described in NCTL.
21:16
NCOMP: AGP falling edge drive strength.
Read only. This provides the calculated value of the
falling-edge (N transistor) drive strength of the AGP signals. The default for this field varies. This
field is updated by the hardware approximately every 8 microseconds.
相關(guān)PDF資料
PDF描述
249-151 BEZEICHNUNGSKARTEN 1 BIS 16
249-152 BEZEICHNUNGSKARTEN 17 BIS 32
249-161 BEZEICHNUNGSSTREIFEN 1 16
249-162 BEZEICHNUNGSSTREIFEN RASTER5 17 32
24919 Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
248-8886-007 制造商:ITT Interconnect Solutions 功能描述:248-8886-007 / 248-8886-007 / D Sub
248-8887-007 制造商:ITT Interconnect Solutions 功能描述:248-8887-007 / 248-8887-007 / D Sub
248-8888-007 制造商:ITT Interconnect Solutions 功能描述:248-8888-007 / 248-8888-007 / D Sub
248-8889-007 制造商:ITT Interconnect Solutions 功能描述:248-8889-007 / 248-8889-007 / D Sub
248-8890-007 制造商:ITT Interconnect Solutions 功能描述:248-8890-007 / 248-8890-007 / D SUB