- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368876 > 24888 Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet PDF資料下載
參數(shù)資料
| 型號： | 24888 |
| 英文描述： | Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet |
| 中文描述： | 初步的AMD - 8151 HyperTransport的AGP3.0圖形隧道數(shù)據(jù)表 |
| 文件頁數(shù)： | 21/45頁 |
| 文件大?。?/td> | 755K |
| 代理商： | 24888 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
24888 Rev 3.02 - June 17, 2003
AMD-8151
TM
AGP Tunnel Data Sheet
21
AGP Most Recent Request Register
DevA:0x60
As each PIPE mode or SBA mode AGP request is transferred into the IC, the fields are placed into this register.
Thus, this register provides the fields of the most recent AGP requests. Any sticky bits from prior requests that
have not been updated in the current request are also valid. Note: fences are not captured by this register.
Default: 0000 0000 0000 0000h
Bits
Description
63:44 Reserved.
43:40
MRC: most recent command field.
Specifies the command field of the most recent AGP request.
0h=LP (low priority) read. 1h=HP (high priority) read. 4h=LP write. 5h=HP write. 8h=LP long read.
9h=HP long read. Ah=Flush.
39:3
MRA: most recent address.
Specifies address bits[39:3] of the most recent AGP request.
2:0
MRL: most recent length field.
Specifies the length field of the most recent AGP request.
Attribute: Read only.
AGP Revision and Capability Register
DevA:0xA0
Default: 0030 C002h
Bits
Description
31:24 Reserved.
23:16
AGP specification.
This field is hardwired to indicate that the IC conforms to AGP specification
revision 3.
15:8
Next capabilities block.
Specifies the offset to the next capabilities block.
7:0
Capabilities type.
Specifies the AGP capabilities block.
Attribute: Read only.
AGP Status Register
DevA:0xA4
Default: 1F00 0B2h (see bit descriptions for bits[3:0])Attribute: Read only.
Bits
Description
31:24
RQ: maximum number of outstanding requests.
This field is set to indicate support for 32
outstanding requests.
17
Isochronous support.
This bit fixed in the low state to indicate that the IC does not support
isochronous modes.
16:13 Reserved.
12:10
Calibration cycle.
This field is set to indicate a requirement for calibration cycles every 64 millisec-
onds.
9
SBA support.
This field is set to indicate support for SBA.
8
Coherency.
This bit fixed high.
7
64-bit GART support.
This bit fixed low.
6
Host translation#.
This bit fixed low.
5
Greater-than 4 gigabyte support.
This bit fixed high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 249-151 | BEZEICHNUNGSKARTEN 1 BIS 16 |
| 249-152 | BEZEICHNUNGSKARTEN 17 BIS 32 |
| 249-161 | BEZEICHNUNGSSTREIFEN 1 16 |
| 249-162 | BEZEICHNUNGSSTREIFEN RASTER5 17 32 |
| 24919 | Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 248-8886-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8886-007 / 248-8886-007 / D Sub |
| 248-8887-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8887-007 / 248-8887-007 / D Sub |
| 248-8888-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8888-007 / 248-8888-007 / D Sub |
| 248-8889-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8889-007 / 248-8889-007 / D Sub |
| 248-8890-007 | 制造商:ITT Interconnect Solutions 功能描述:248-8890-007 / 248-8890-007 / D SUB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。