參數(shù)資料
型號(hào)： 24888
英文描述： Preliminary AMD-8151 HyperTransport AGP3.0 Graphics Tunnel Data Sheet
中文描述： 初步的AMD - 8151 HyperTransport的AGP3.0圖形隧道數(shù)據(jù)表
文件頁(yè)數(shù)： 13/45頁(yè)
文件大?。?/td> 755K
代理商： 24888
24888 Rev 3.02 - June 17, 2003
AMD-8151
TM
AGP Tunnel Data Sheet
13
All AGP transactions are compliant to AGP ordering rules. APG transactions are translated into link transac-
tions as follows:
AGP transaction
Link transaction
High priority write
WrSized, posted channel, PassPW = 1
High priority read
RdSized, PassPW = 1, response PassPW = 1
Low priority write
WrSized, posted channel, PassPW = 0
Low priority read
RdSized, PassPW = 0, response PassPW = 1
Low priority flush
Flush, PassPW = 0
Low priority fence
None (wait for all outstanding read responses)
Table 2: Translation from AGP requests to link requests.
4.5.2
Various Behaviors
The AGP bridge does not claim link special cycles. However, special cycles that are encoded in configura-
tion cycles to device 31 of the AGP secondary bus number (per the PCI-to-PCI bridge specification) are
translated to AGP bus special cycles.
AGP and PCI read transactions that receive NXA responses from the host complete onto the AGP bus with
the data provided by the host (which is required to be all 1’s, per the link specification).
In the translation from type 1 link configuration cycles to secondary bus type 0 configuration cycles, the IC
converts the device number to IDSEL AD signal as follows: device 0 maps to AD[16]; device 1 maps to
AD[17]; and so forth. Device numbers 16 through 31 are not valid.
The compensation values for drive strength and input impedance that are assigned to non-clock forwarded
AGP signals are automatically determined and set by the IC during the first compensation cycle after
RESET#. Once set, they do not change until the next RESET# assertion.
Per the link protocol, when the COMPAT bit is set in the transaction, the IC does not ever claim the transac-
tion. Such transactions are automatically passed to the other side of the tunnel (or master aborted if the IC is
at the end of the chain). This is true of all transactions within address space that is otherwise claimed by the
IC, including the space defined by DevB:0x3C[VGAEN].
4.5.2.1
AGP Compensation And Calibration Cycles
The AGP PHY includes one compensation circuit for the clock forwarded data signals, A_AD[31:0],
A_CBE_L[3:0], and A_DBI[H, L], and one compensation circuit for the strobes, A_ADSTB[1:0]. Each com-
pensation circuit calculates the required rising-edge (P) and falling-edge (N) signal drive strength through a
free-running state machine that generates a new value approximately every four microseconds. These values
are provided in DevA:0x[50, 54][NCOMP, PCOMP].
Programmable skew values between data signals and strobes are also provided in DevA:0x58.
The compensation values provided to the AGP PHY are software selectable between the calculated compensa-
tion values, fixed programmable bypass values, or fixed programmable offsets from the calculated values.
Regardless of which value is selected, the value presented to the PHY is never updated until there is a calibra-
tion cycle.
Calibration cycles consist of taking control of the AGP bus, updating the AGP PHY compensation values, and
then releasing (see DevA:0xA8[PCALCYC]). If enabled by DevA:0xB0[CALDIS], they occur periodically
with the period specified by DevA:0xA8[PCALCYC].
相關(guān)PDF資料
PDF描述
249-151 BEZEICHNUNGSKARTEN 1 BIS 16
249-152 BEZEICHNUNGSKARTEN 17 BIS 32
249-161 BEZEICHNUNGSSTREIFEN 1 16
249-162 BEZEICHNUNGSSTREIFEN RASTER5 17 32
24919 Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
248-8886-007 制造商:ITT Interconnect Solutions 功能描述:248-8886-007 / 248-8886-007 / D Sub
248-8887-007 制造商:ITT Interconnect Solutions 功能描述:248-8887-007 / 248-8887-007 / D Sub
248-8888-007 制造商:ITT Interconnect Solutions 功能描述:248-8888-007 / 248-8888-007 / D Sub
248-8889-007 制造商:ITT Interconnect Solutions 功能描述:248-8889-007 / 248-8889-007 / D Sub
248-8890-007 制造商:ITT Interconnect Solutions 功能描述:248-8890-007 / 248-8890-007 / D SUB
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*