參數(shù)資料
型號(hào)： SAF7118H
廠商： NXP Semiconductors N.V.
元件分類(lèi)： 通用總線功能
英文描述： Multistandard video decoder with adaptive comb filter and component video input
封裝： SAF7118EH/V1<SOT807-1 (HBGA156)|<<http://www.nxp.com/packages/SOT807-1.html<1<,;SAF7118EH/V1<SOT807-1 (HBGA156)|<<http://www.nxp.com/packages/SOT807-1.html<1<,;
文件頁(yè)數(shù)： 61/175頁(yè)
文件大?。?/td> 898K
代理商： SAF7118H
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)
SAF7118_4
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 4 July 2008
61 of 175
NXP Semiconductors
SAF7118
Multistandard video decoder with adaptive comb filter
[1]
See errata information in
Section 19.6
.
8.6 Image port output formatter (subaddresses 84h to 87h)
The output interface consists of a FIFO for video and for sliced text data, an arbitration
circuit, which controls the mixed transfer of video and sliced text data over the I port and a
decoding and multiplexing unit, which generates the 8-bit or 16-bit wide output data
stream and the accompanied reference and supporting information.
The clock for the output interface can be derived from an internal clock, decoder,
expansion port, or an externally provided clock which is appropriate for e.g. VGA and
frame buffer. The clock can be up to 33 MHz. The scaler provides the following video
related timing reference events (signals), which are available on pins as defined by
subaddresses 84h and 85h:
Output field ID
Start and end of vertical active video range
Start and end of active video line
Data qualifier or gated clock
Actually activated programming page (if CONLH is used)
Threshold controlled FIFO filling flags (empty, full and filled)
Sliced data marker
The discontinuous data stream at the scaler output is accompanied by a data valid flag (or
data qualifier), or is transported via a gated clock. Clock cycles with invalid data on the
I port data bus (including the HPD pins in 16-bit output mode) are marked with code 00h.
The output interface also arbitrates the transfer between scaled video data and sliced text
data over the I port output.
The bits VITX1 and VITX0 (subaddress 86h) are used to control the arbitration.
As a further operation the serialization of the internal 32-bit double words to 8-bit or
optional 16-bit output, as well as the insertion of the extended ITU 656 codes (SAV/EAV
for video data, ANC or SAV/EAV codes for sliced text data) are done here.
For handshake with the VGA controller, or other memory or bus interface circuitry,
programmable FIFO flags are provided; see
Section 8.6.2
.
1101
MOJI (Japanese)
[1]
5.7272
programmable
(A7h)
programmable
Japtext
1110
Japanese format switch
(L20/22)
no sliced data transmitted
(video data selected)
5
open
1111
5
none
disable
Table 15.
DT[3:0]
62h[3:0]
Data types supported by the data slicer block
…continued
Standard type
Data rate
(Mbit/s)
Framing Code
(FC)
FC window
Hamming
check
相關(guān)PDF資料
PDF描述
SAF7129AH Digital video encoder
SAF7129AH Digital video encoder
SAF7843HL One chip CD audio device with integrated MP3-WMA decoder
SAF7846HL One chip CD audio device with integrated MP3-WMA decoder
SAF7847HL One chip CD audio device with integrated MP3-WMA decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF7118H/V1,557 功能描述:視頻 IC COMPONENT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7129AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder
SAF7129AH/V1 功能描述:視頻 IC 6 DAC VIDEO ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7129AH/V1,518 功能描述:視頻 IC 6 DAC VIDEO ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7129AH/V1,557 功能描述:視頻 IC 6 DAC VIDEO ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*