參數(shù)資料
型號： RG82845
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 78/157頁
文件大?。?/td> 1407K
代理商： RG82845
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
27
R
2.4.5.
AGP/PCI Signals-Semantics
For transactions on the AGP interface carried using AGP FRAME# protocol these signals operate similar
to their semantics in the PCI 2.1 specification the exact role of all AGP FRAME# signals are defined
below.
Table 11. AGP/PCI Signal Semantics Descriptions
Signal Name
Type
Description
G_FRAME#
I/O
s/t/s
AGP
G_FRAME: Frame
During PIPE# and SBA Operation: Not used by AGP SBA and PIPE# operations.
During Fast Write Operation: Used to frame transactions as an output during
Fast Writes.
During FRAME# Operation: G_FRAME# is an output when the MCH-M acts as
an initiator on the AGP Interface. G_FRAME# is asserted by the MCH-M to indicate
the beginning and duration of an access. G_FRAME# is an input when the MCH-M
acts as a FRAME#-based AGP target. As a FRAME#-based AGP target, the MCH-
M latches the C/BE[3:0]# and the AD[31:0] signals on the first clock edge on which
MCH-M samples FRAME# active.
G_IRDY#
I/O
s/t/s
AGP
G_IRDY#: Initiator Ready
During PIPE# and SBA Operation: Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
During FRAME# Operation: G_IRDY# is an output when MCH-M acts as a
FRAME#-based AGP initiator and an input when the MCH-M acts as a FRAME#-
based AGP target. The assertion of G_IRDY# indicates the current FRAME#-based
AGP bus initiator's ability to complete the current data phase of the transaction.
During Fast Write Operation: In Fast Write mode, G_IRDY# indicates that the
AGP-compliant master is ready to provide all write data for the current transaction.
Once G_IRDY# is asserted for a write operation, the master is not allowed to insert
wait states. The master is never allowed to insert a wait state during the initial data
transfer (32 bytes) of a write transaction. However, it may insert wait states after
each 32-byte block is transferred.
G_TRDY#
I/O
s/t/s
AGP
G_TRDY#: Target Ready
During PIPE# and SBA Operation: Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
During FRAME# Operation: G_TRDY# is an input when the MCH-M acts as an
AGP initiator and is an output when the MCH-M acts as a FRAME#-based AGP
target. The assertion of G_TRDY# indicates the target’s ability to complete the
current data phase of the transaction.
During Fast Write Operation: In Fast Write mode, G_TRDY# indicates the AGP-
compliant target is ready to receive write data for the entire transaction (when the
transfer size is less than or equal to 32 bytes) or is ready to transfer the initial or
subsequent block (32 bytes) of data when the transfer size is greater than 32 bytes.
The target is allowed to insert wait states after each block (32 bytes) is transferred
on write transactions.
相關(guān)PDF資料
PDF描述
RG82845MP Controller Miscellaneous - Datasheet Reference
RG82845MZ Controller Miscellaneous - Datasheet Reference
RG82870P2 Controller Miscellaneous - Datasheet Reference
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82845 S L5V7 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 S L5YQ 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 S L63W 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 SL5V7 制造商:Intel 功能描述:
RG82845E 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*