- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | RG82845 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 107/157頁 |
| 文件大小： | 1407K |
| 代理商： | RG82845 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
53
R
3.7.4.
PCISTS – PCI Status Register – Device #0
Address Offset:
06-07h
Default Value:
0090h
Access:
Read Only, Read/Write Clear
Size:
16 bits
PCISTS is a 16-bit status register that reports the occurrence of error events on Device #0’s on the hub
implemented.
Bit
Description
15
Reserved
14
Signaled System Error (SSE) (R/WC). This bit is set to 1 when MCH-M Device #0 generates an
SERR message over hub interface for any enabled Device #0 error condition. Device #0 error
conditions are enabled in the PCICMD and ERRCMD registers. Device #0 error flags are read/reset
from the PCISTS or ERRSTS registers. Software sets SSE to 0 by writing a 1 to this bit.
13
Received Master Abort Status (RMAS) (R/WC). This bit is set when the MCH-M generates a hub
interface request that receives a Master Abort completion packet or Master Abort Special Cycle.
Software clears this bit by writing a 1 to it.
12
Received Target Abort Status (RTAS) (R/WC). This bit is set when the MCH-M generates a hub
interface request that receives a Target Abort completion packet or Target Abort Special Cycle.
Software clears this bit by writing a 1 to it.
11
Signaled Target Abort Status (STAS) (RO). The MCH-M will not generate a Target Abort hub
interface completion packet or Special Cycle. This bit is not implemented in the MCH-M and is
hardwired to a 0. Writes to this bit position have no effect.
DEVSEL Timing (DEVT). Hub interface does not comprehend DEVSEL# protocol. These bits are
hardwired to “00”. Writes to these bit positions have no effect.
8
Master Data Parity Error Detected (DPD) (RO). PERR signaling and messaging are not
implemented by the MCH-M therefore this bit is hardwired to 0. Writes to this bit position have no
effect.
7
Fast Back-to-Back Capable (FB2B). This bit is hardwired to 1. Writes to this bit position have no
effect.
6:5
Reserved
4
Capability List (CLIST) (RO). This bit is set to 1 to indicate to the configuration software that this
device/function implements a list of new capabilities. A list of new capabilities is accessed via register
CAPPTR at configuration address offset 34h. Register CAPPTR contains an offset pointing to the
start address within configuration space of this device where the AGP Capability standard register
resides.
3:0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MP | Controller Miscellaneous - Datasheet Reference |
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845 S L5V7 | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L5YQ | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L63W | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 SL5V7 | 制造商:Intel 功能描述: |
| RG82845E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。